icp-native.c 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346
  1. /*
  2. * Copyright 2011 IBM Corporation.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version
  7. * 2 of the License, or (at your option) any later version.
  8. *
  9. */
  10. #include <linux/types.h>
  11. #include <linux/kernel.h>
  12. #include <linux/irq.h>
  13. #include <linux/smp.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/init.h>
  16. #include <linux/cpu.h>
  17. #include <linux/of.h>
  18. #include <linux/spinlock.h>
  19. #include <linux/module.h>
  20. #include <asm/prom.h>
  21. #include <asm/io.h>
  22. #include <asm/smp.h>
  23. #include <asm/irq.h>
  24. #include <asm/errno.h>
  25. #include <asm/xics.h>
  26. #include <asm/kvm_ppc.h>
  27. #include <asm/dbell.h>
  28. struct icp_ipl {
  29. union {
  30. u32 word;
  31. u8 bytes[4];
  32. } xirr_poll;
  33. union {
  34. u32 word;
  35. u8 bytes[4];
  36. } xirr;
  37. u32 dummy;
  38. union {
  39. u32 word;
  40. u8 bytes[4];
  41. } qirr;
  42. u32 link_a;
  43. u32 link_b;
  44. u32 link_c;
  45. };
  46. static struct icp_ipl __iomem *icp_native_regs[NR_CPUS];
  47. static inline unsigned int icp_native_get_xirr(void)
  48. {
  49. int cpu = smp_processor_id();
  50. unsigned int xirr;
  51. /* Handled an interrupt latched by KVM */
  52. xirr = kvmppc_get_xics_latch();
  53. if (xirr)
  54. return xirr;
  55. return in_be32(&icp_native_regs[cpu]->xirr.word);
  56. }
  57. static inline void icp_native_set_xirr(unsigned int value)
  58. {
  59. int cpu = smp_processor_id();
  60. out_be32(&icp_native_regs[cpu]->xirr.word, value);
  61. }
  62. static inline void icp_native_set_cppr(u8 value)
  63. {
  64. int cpu = smp_processor_id();
  65. out_8(&icp_native_regs[cpu]->xirr.bytes[0], value);
  66. }
  67. static inline void icp_native_set_qirr(int n_cpu, u8 value)
  68. {
  69. out_8(&icp_native_regs[n_cpu]->qirr.bytes[0], value);
  70. }
  71. static void icp_native_set_cpu_priority(unsigned char cppr)
  72. {
  73. xics_set_base_cppr(cppr);
  74. icp_native_set_cppr(cppr);
  75. iosync();
  76. }
  77. void icp_native_eoi(struct irq_data *d)
  78. {
  79. unsigned int hw_irq = (unsigned int)irqd_to_hwirq(d);
  80. iosync();
  81. icp_native_set_xirr((xics_pop_cppr() << 24) | hw_irq);
  82. }
  83. static void icp_native_teardown_cpu(void)
  84. {
  85. int cpu = smp_processor_id();
  86. /* Clear any pending IPI */
  87. icp_native_set_qirr(cpu, 0xff);
  88. }
  89. static void icp_native_flush_ipi(void)
  90. {
  91. /* We take the ipi irq but and never return so we
  92. * need to EOI the IPI, but want to leave our priority 0
  93. *
  94. * should we check all the other interrupts too?
  95. * should we be flagging idle loop instead?
  96. * or creating some task to be scheduled?
  97. */
  98. icp_native_set_xirr((0x00 << 24) | XICS_IPI);
  99. }
  100. static unsigned int icp_native_get_irq(void)
  101. {
  102. unsigned int xirr = icp_native_get_xirr();
  103. unsigned int vec = xirr & 0x00ffffff;
  104. unsigned int irq;
  105. if (vec == XICS_IRQ_SPURIOUS)
  106. return NO_IRQ;
  107. irq = irq_find_mapping(xics_host, vec);
  108. if (likely(irq != NO_IRQ)) {
  109. xics_push_cppr(vec);
  110. return irq;
  111. }
  112. /* We don't have a linux mapping, so have rtas mask it. */
  113. xics_mask_unknown_vec(vec);
  114. /* We might learn about it later, so EOI it */
  115. icp_native_set_xirr(xirr);
  116. return NO_IRQ;
  117. }
  118. #ifdef CONFIG_SMP
  119. static void icp_native_cause_ipi(int cpu, unsigned long data)
  120. {
  121. kvmppc_set_host_ipi(cpu, 1);
  122. #ifdef CONFIG_PPC_DOORBELL
  123. if (cpu_has_feature(CPU_FTR_DBELL)) {
  124. if (cpumask_test_cpu(cpu, cpu_sibling_mask(get_cpu()))) {
  125. doorbell_cause_ipi(cpu, data);
  126. put_cpu();
  127. return;
  128. }
  129. put_cpu();
  130. }
  131. #endif
  132. icp_native_set_qirr(cpu, IPI_PRIORITY);
  133. }
  134. /*
  135. * Called when an interrupt is received on an off-line CPU to
  136. * clear the interrupt, so that the CPU can go back to nap mode.
  137. */
  138. void icp_native_flush_interrupt(void)
  139. {
  140. unsigned int xirr = icp_native_get_xirr();
  141. unsigned int vec = xirr & 0x00ffffff;
  142. if (vec == XICS_IRQ_SPURIOUS)
  143. return;
  144. if (vec == XICS_IPI) {
  145. /* Clear pending IPI */
  146. int cpu = smp_processor_id();
  147. kvmppc_set_host_ipi(cpu, 0);
  148. icp_native_set_qirr(cpu, 0xff);
  149. } else {
  150. pr_err("XICS: hw interrupt 0x%x to offline cpu, disabling\n",
  151. vec);
  152. xics_mask_unknown_vec(vec);
  153. }
  154. /* EOI the interrupt */
  155. icp_native_set_xirr(xirr);
  156. }
  157. void xics_wake_cpu(int cpu)
  158. {
  159. icp_native_set_qirr(cpu, IPI_PRIORITY);
  160. }
  161. EXPORT_SYMBOL_GPL(xics_wake_cpu);
  162. static irqreturn_t icp_native_ipi_action(int irq, void *dev_id)
  163. {
  164. int cpu = smp_processor_id();
  165. kvmppc_set_host_ipi(cpu, 0);
  166. icp_native_set_qirr(cpu, 0xff);
  167. return smp_ipi_demux();
  168. }
  169. #endif /* CONFIG_SMP */
  170. static int __init icp_native_map_one_cpu(int hw_id, unsigned long addr,
  171. unsigned long size)
  172. {
  173. char *rname;
  174. int i, cpu = -1;
  175. /* This may look gross but it's good enough for now, we don't quite
  176. * have a hard -> linux processor id matching.
  177. */
  178. for_each_possible_cpu(i) {
  179. if (!cpu_present(i))
  180. continue;
  181. if (hw_id == get_hard_smp_processor_id(i)) {
  182. cpu = i;
  183. break;
  184. }
  185. }
  186. /* Fail, skip that CPU. Don't print, it's normal, some XICS come up
  187. * with way more entries in there than you have CPUs
  188. */
  189. if (cpu == -1)
  190. return 0;
  191. rname = kasprintf(GFP_KERNEL, "CPU %d [0x%x] Interrupt Presentation",
  192. cpu, hw_id);
  193. if (!request_mem_region(addr, size, rname)) {
  194. pr_warning("icp_native: Could not reserve ICP MMIO"
  195. " for CPU %d, interrupt server #0x%x\n",
  196. cpu, hw_id);
  197. return -EBUSY;
  198. }
  199. icp_native_regs[cpu] = ioremap(addr, size);
  200. kvmppc_set_xics_phys(cpu, addr);
  201. if (!icp_native_regs[cpu]) {
  202. pr_warning("icp_native: Failed ioremap for CPU %d, "
  203. "interrupt server #0x%x, addr %#lx\n",
  204. cpu, hw_id, addr);
  205. release_mem_region(addr, size);
  206. return -ENOMEM;
  207. }
  208. return 0;
  209. }
  210. static int __init icp_native_init_one_node(struct device_node *np,
  211. unsigned int *indx)
  212. {
  213. unsigned int ilen;
  214. const __be32 *ireg;
  215. int i;
  216. int reg_tuple_size;
  217. int num_servers = 0;
  218. /* This code does the theorically broken assumption that the interrupt
  219. * server numbers are the same as the hard CPU numbers.
  220. * This happens to be the case so far but we are playing with fire...
  221. * should be fixed one of these days. -BenH.
  222. */
  223. ireg = of_get_property(np, "ibm,interrupt-server-ranges", &ilen);
  224. /* Do that ever happen ? we'll know soon enough... but even good'old
  225. * f80 does have that property ..
  226. */
  227. WARN_ON((ireg == NULL) || (ilen != 2*sizeof(u32)));
  228. if (ireg) {
  229. *indx = of_read_number(ireg, 1);
  230. if (ilen >= 2*sizeof(u32))
  231. num_servers = of_read_number(ireg + 1, 1);
  232. }
  233. ireg = of_get_property(np, "reg", &ilen);
  234. if (!ireg) {
  235. pr_err("icp_native: Can't find interrupt reg property");
  236. return -1;
  237. }
  238. reg_tuple_size = (of_n_addr_cells(np) + of_n_size_cells(np)) * 4;
  239. if (((ilen % reg_tuple_size) != 0)
  240. || (num_servers && (num_servers != (ilen / reg_tuple_size)))) {
  241. pr_err("icp_native: ICP reg len (%d) != num servers (%d)",
  242. ilen / reg_tuple_size, num_servers);
  243. return -1;
  244. }
  245. for (i = 0; i < (ilen / reg_tuple_size); i++) {
  246. struct resource r;
  247. int err;
  248. err = of_address_to_resource(np, i, &r);
  249. if (err) {
  250. pr_err("icp_native: Could not translate ICP MMIO"
  251. " for interrupt server 0x%x (%d)\n", *indx, err);
  252. return -1;
  253. }
  254. if (icp_native_map_one_cpu(*indx, r.start, resource_size(&r)))
  255. return -1;
  256. (*indx)++;
  257. }
  258. return 0;
  259. }
  260. static const struct icp_ops icp_native_ops = {
  261. .get_irq = icp_native_get_irq,
  262. .eoi = icp_native_eoi,
  263. .set_priority = icp_native_set_cpu_priority,
  264. .teardown_cpu = icp_native_teardown_cpu,
  265. .flush_ipi = icp_native_flush_ipi,
  266. #ifdef CONFIG_SMP
  267. .ipi_action = icp_native_ipi_action,
  268. .cause_ipi = icp_native_cause_ipi,
  269. #endif
  270. };
  271. int __init icp_native_init(void)
  272. {
  273. struct device_node *np;
  274. u32 indx = 0;
  275. int found = 0;
  276. for_each_compatible_node(np, NULL, "ibm,ppc-xicp")
  277. if (icp_native_init_one_node(np, &indx) == 0)
  278. found = 1;
  279. if (!found) {
  280. for_each_node_by_type(np,
  281. "PowerPC-External-Interrupt-Presentation") {
  282. if (icp_native_init_one_node(np, &indx) == 0)
  283. found = 1;
  284. }
  285. }
  286. if (found == 0)
  287. return -ENODEV;
  288. icp_ops = &icp_native_ops;
  289. return 0;
  290. }