ptrace.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /*
  2. * arch/arm/include/asm/ptrace.h
  3. *
  4. * Copyright (C) 1996-2003 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #ifndef __ASM_ARM_PTRACE_H
  11. #define __ASM_ARM_PTRACE_H
  12. #include <uapi/asm/ptrace.h>
  13. #ifndef __ASSEMBLY__
  14. struct pt_regs {
  15. unsigned long uregs[18];
  16. };
  17. #define user_mode(regs) \
  18. (((regs)->ARM_cpsr & 0xf) == 0)
  19. #ifdef CONFIG_ARM_THUMB
  20. #define thumb_mode(regs) \
  21. (((regs)->ARM_cpsr & PSR_T_BIT))
  22. #else
  23. #define thumb_mode(regs) (0)
  24. #endif
  25. #ifndef CONFIG_CPU_V7M
  26. #define isa_mode(regs) \
  27. ((((regs)->ARM_cpsr & PSR_J_BIT) >> (__ffs(PSR_J_BIT) - 1)) | \
  28. (((regs)->ARM_cpsr & PSR_T_BIT) >> (__ffs(PSR_T_BIT))))
  29. #else
  30. #define isa_mode(regs) 1 /* Thumb */
  31. #endif
  32. #define processor_mode(regs) \
  33. ((regs)->ARM_cpsr & MODE_MASK)
  34. #define interrupts_enabled(regs) \
  35. (!((regs)->ARM_cpsr & PSR_I_BIT))
  36. #define fast_interrupts_enabled(regs) \
  37. (!((regs)->ARM_cpsr & PSR_F_BIT))
  38. /* Are the current registers suitable for user mode?
  39. * (used to maintain security in signal handlers)
  40. */
  41. static inline int valid_user_regs(struct pt_regs *regs)
  42. {
  43. #ifndef CONFIG_CPU_V7M
  44. unsigned long mode = regs->ARM_cpsr & MODE_MASK;
  45. /*
  46. * Always clear the F (FIQ) and A (delayed abort) bits
  47. */
  48. regs->ARM_cpsr &= ~(PSR_F_BIT | PSR_A_BIT);
  49. if ((regs->ARM_cpsr & PSR_I_BIT) == 0) {
  50. if (mode == USR_MODE)
  51. return 1;
  52. if (elf_hwcap & HWCAP_26BIT && mode == USR26_MODE)
  53. return 1;
  54. }
  55. /*
  56. * Force CPSR to something logical...
  57. */
  58. regs->ARM_cpsr &= PSR_f | PSR_s | PSR_x | PSR_T_BIT | MODE32_BIT;
  59. if (!(elf_hwcap & HWCAP_26BIT))
  60. regs->ARM_cpsr |= USR_MODE;
  61. return 0;
  62. #else /* ifndef CONFIG_CPU_V7M */
  63. return 1;
  64. #endif
  65. }
  66. static inline long regs_return_value(struct pt_regs *regs)
  67. {
  68. return regs->ARM_r0;
  69. }
  70. #define instruction_pointer(regs) (regs)->ARM_pc
  71. #ifdef CONFIG_THUMB2_KERNEL
  72. #define frame_pointer(regs) (regs)->ARM_r7
  73. #else
  74. #define frame_pointer(regs) (regs)->ARM_fp
  75. #endif
  76. static inline void instruction_pointer_set(struct pt_regs *regs,
  77. unsigned long val)
  78. {
  79. instruction_pointer(regs) = val;
  80. }
  81. #ifdef CONFIG_SMP
  82. extern unsigned long profile_pc(struct pt_regs *regs);
  83. #else
  84. #define profile_pc(regs) instruction_pointer(regs)
  85. #endif
  86. #define predicate(x) ((x) & 0xf0000000)
  87. #define PREDICATE_ALWAYS 0xe0000000
  88. /*
  89. * True if instr is a 32-bit thumb instruction. This works if instr
  90. * is the first or only half-word of a thumb instruction. It also works
  91. * when instr holds all 32-bits of a wide thumb instruction if stored
  92. * in the form (first_half<<16)|(second_half)
  93. */
  94. #define is_wide_instruction(instr) ((unsigned)(instr) >= 0xe800)
  95. /*
  96. * kprobe-based event tracer support
  97. */
  98. #include <linux/stddef.h>
  99. #include <linux/types.h>
  100. #define MAX_REG_OFFSET (offsetof(struct pt_regs, ARM_ORIG_r0))
  101. extern int regs_query_register_offset(const char *name);
  102. extern const char *regs_query_register_name(unsigned int offset);
  103. extern bool regs_within_kernel_stack(struct pt_regs *regs, unsigned long addr);
  104. extern unsigned long regs_get_kernel_stack_nth(struct pt_regs *regs,
  105. unsigned int n);
  106. /**
  107. * regs_get_register() - get register value from its offset
  108. * @regs: pt_regs from which register value is gotten
  109. * @offset: offset number of the register.
  110. *
  111. * regs_get_register returns the value of a register whose offset from @regs.
  112. * The @offset is the offset of the register in struct pt_regs.
  113. * If @offset is bigger than MAX_REG_OFFSET, this returns 0.
  114. */
  115. static inline unsigned long regs_get_register(struct pt_regs *regs,
  116. unsigned int offset)
  117. {
  118. if (unlikely(offset > MAX_REG_OFFSET))
  119. return 0;
  120. return *(unsigned long *)((unsigned long)regs + offset);
  121. }
  122. /* Valid only for Kernel mode traps. */
  123. static inline unsigned long kernel_stack_pointer(struct pt_regs *regs)
  124. {
  125. return regs->ARM_sp;
  126. }
  127. static inline unsigned long user_stack_pointer(struct pt_regs *regs)
  128. {
  129. return regs->ARM_sp;
  130. }
  131. #define current_pt_regs(void) ({ (struct pt_regs *) \
  132. ((current_stack_pointer | (THREAD_SIZE - 1)) - 7) - 1; \
  133. })
  134. #endif /* __ASSEMBLY__ */
  135. #endif