ipr.c 284 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200
  1. /*
  2. * ipr.c -- driver for IBM Power Linux RAID adapters
  3. *
  4. * Written By: Brian King <brking@us.ibm.com>, IBM Corporation
  5. *
  6. * Copyright (C) 2003, 2004 IBM Corporation
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  21. *
  22. */
  23. /*
  24. * Notes:
  25. *
  26. * This driver is used to control the following SCSI adapters:
  27. *
  28. * IBM iSeries: 5702, 5703, 2780, 5709, 570A, 570B
  29. *
  30. * IBM pSeries: PCI-X Dual Channel Ultra 320 SCSI RAID Adapter
  31. * PCI-X Dual Channel Ultra 320 SCSI Adapter
  32. * PCI-X Dual Channel Ultra 320 SCSI RAID Enablement Card
  33. * Embedded SCSI adapter on p615 and p655 systems
  34. *
  35. * Supported Hardware Features:
  36. * - Ultra 320 SCSI controller
  37. * - PCI-X host interface
  38. * - Embedded PowerPC RISC Processor and Hardware XOR DMA Engine
  39. * - Non-Volatile Write Cache
  40. * - Supports attachment of non-RAID disks, tape, and optical devices
  41. * - RAID Levels 0, 5, 10
  42. * - Hot spare
  43. * - Background Parity Checking
  44. * - Background Data Scrubbing
  45. * - Ability to increase the capacity of an existing RAID 5 disk array
  46. * by adding disks
  47. *
  48. * Driver Features:
  49. * - Tagged command queuing
  50. * - Adapter microcode download
  51. * - PCI hot plug
  52. * - SCSI device hot plug
  53. *
  54. */
  55. #include <linux/fs.h>
  56. #include <linux/init.h>
  57. #include <linux/types.h>
  58. #include <linux/errno.h>
  59. #include <linux/kernel.h>
  60. #include <linux/slab.h>
  61. #include <linux/vmalloc.h>
  62. #include <linux/ioport.h>
  63. #include <linux/delay.h>
  64. #include <linux/pci.h>
  65. #include <linux/wait.h>
  66. #include <linux/spinlock.h>
  67. #include <linux/sched.h>
  68. #include <linux/interrupt.h>
  69. #include <linux/blkdev.h>
  70. #include <linux/firmware.h>
  71. #include <linux/module.h>
  72. #include <linux/moduleparam.h>
  73. #include <linux/libata.h>
  74. #include <linux/hdreg.h>
  75. #include <linux/reboot.h>
  76. #include <linux/stringify.h>
  77. #include <asm/io.h>
  78. #include <asm/irq.h>
  79. #include <asm/processor.h>
  80. #include <scsi/scsi.h>
  81. #include <scsi/scsi_host.h>
  82. #include <scsi/scsi_tcq.h>
  83. #include <scsi/scsi_eh.h>
  84. #include <scsi/scsi_cmnd.h>
  85. #include "ipr.h"
  86. /*
  87. * Global Data
  88. */
  89. static LIST_HEAD(ipr_ioa_head);
  90. static unsigned int ipr_log_level = IPR_DEFAULT_LOG_LEVEL;
  91. static unsigned int ipr_max_speed = 1;
  92. static int ipr_testmode = 0;
  93. static unsigned int ipr_fastfail = 0;
  94. static unsigned int ipr_transop_timeout = 0;
  95. static unsigned int ipr_debug = 0;
  96. static unsigned int ipr_max_devs = IPR_DEFAULT_SIS64_DEVS;
  97. static unsigned int ipr_dual_ioa_raid = 1;
  98. static unsigned int ipr_number_of_msix = 2;
  99. static DEFINE_SPINLOCK(ipr_driver_lock);
  100. /* This table describes the differences between DMA controller chips */
  101. static const struct ipr_chip_cfg_t ipr_chip_cfg[] = {
  102. { /* Gemstone, Citrine, Obsidian, and Obsidian-E */
  103. .mailbox = 0x0042C,
  104. .max_cmds = 100,
  105. .cache_line_size = 0x20,
  106. .clear_isr = 1,
  107. .iopoll_weight = 0,
  108. {
  109. .set_interrupt_mask_reg = 0x0022C,
  110. .clr_interrupt_mask_reg = 0x00230,
  111. .clr_interrupt_mask_reg32 = 0x00230,
  112. .sense_interrupt_mask_reg = 0x0022C,
  113. .sense_interrupt_mask_reg32 = 0x0022C,
  114. .clr_interrupt_reg = 0x00228,
  115. .clr_interrupt_reg32 = 0x00228,
  116. .sense_interrupt_reg = 0x00224,
  117. .sense_interrupt_reg32 = 0x00224,
  118. .ioarrin_reg = 0x00404,
  119. .sense_uproc_interrupt_reg = 0x00214,
  120. .sense_uproc_interrupt_reg32 = 0x00214,
  121. .set_uproc_interrupt_reg = 0x00214,
  122. .set_uproc_interrupt_reg32 = 0x00214,
  123. .clr_uproc_interrupt_reg = 0x00218,
  124. .clr_uproc_interrupt_reg32 = 0x00218
  125. }
  126. },
  127. { /* Snipe and Scamp */
  128. .mailbox = 0x0052C,
  129. .max_cmds = 100,
  130. .cache_line_size = 0x20,
  131. .clear_isr = 1,
  132. .iopoll_weight = 0,
  133. {
  134. .set_interrupt_mask_reg = 0x00288,
  135. .clr_interrupt_mask_reg = 0x0028C,
  136. .clr_interrupt_mask_reg32 = 0x0028C,
  137. .sense_interrupt_mask_reg = 0x00288,
  138. .sense_interrupt_mask_reg32 = 0x00288,
  139. .clr_interrupt_reg = 0x00284,
  140. .clr_interrupt_reg32 = 0x00284,
  141. .sense_interrupt_reg = 0x00280,
  142. .sense_interrupt_reg32 = 0x00280,
  143. .ioarrin_reg = 0x00504,
  144. .sense_uproc_interrupt_reg = 0x00290,
  145. .sense_uproc_interrupt_reg32 = 0x00290,
  146. .set_uproc_interrupt_reg = 0x00290,
  147. .set_uproc_interrupt_reg32 = 0x00290,
  148. .clr_uproc_interrupt_reg = 0x00294,
  149. .clr_uproc_interrupt_reg32 = 0x00294
  150. }
  151. },
  152. { /* CRoC */
  153. .mailbox = 0x00044,
  154. .max_cmds = 1000,
  155. .cache_line_size = 0x20,
  156. .clear_isr = 0,
  157. .iopoll_weight = 64,
  158. {
  159. .set_interrupt_mask_reg = 0x00010,
  160. .clr_interrupt_mask_reg = 0x00018,
  161. .clr_interrupt_mask_reg32 = 0x0001C,
  162. .sense_interrupt_mask_reg = 0x00010,
  163. .sense_interrupt_mask_reg32 = 0x00014,
  164. .clr_interrupt_reg = 0x00008,
  165. .clr_interrupt_reg32 = 0x0000C,
  166. .sense_interrupt_reg = 0x00000,
  167. .sense_interrupt_reg32 = 0x00004,
  168. .ioarrin_reg = 0x00070,
  169. .sense_uproc_interrupt_reg = 0x00020,
  170. .sense_uproc_interrupt_reg32 = 0x00024,
  171. .set_uproc_interrupt_reg = 0x00020,
  172. .set_uproc_interrupt_reg32 = 0x00024,
  173. .clr_uproc_interrupt_reg = 0x00028,
  174. .clr_uproc_interrupt_reg32 = 0x0002C,
  175. .init_feedback_reg = 0x0005C,
  176. .dump_addr_reg = 0x00064,
  177. .dump_data_reg = 0x00068,
  178. .endian_swap_reg = 0x00084
  179. }
  180. },
  181. };
  182. static const struct ipr_chip_t ipr_chip[] = {
  183. { PCI_VENDOR_ID_MYLEX, PCI_DEVICE_ID_IBM_GEMSTONE, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[0] },
  184. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[0] },
  185. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_OBSIDIAN, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[0] },
  186. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[0] },
  187. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN_E, IPR_USE_MSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[0] },
  188. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_SNIPE, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[1] },
  189. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_SCAMP, IPR_USE_LSI, IPR_SIS32, IPR_PCI_CFG, &ipr_chip_cfg[1] },
  190. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2, IPR_USE_MSI, IPR_SIS64, IPR_MMIO, &ipr_chip_cfg[2] },
  191. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE, IPR_USE_MSI, IPR_SIS64, IPR_MMIO, &ipr_chip_cfg[2] }
  192. };
  193. static int ipr_max_bus_speeds[] = {
  194. IPR_80MBs_SCSI_RATE, IPR_U160_SCSI_RATE, IPR_U320_SCSI_RATE
  195. };
  196. MODULE_AUTHOR("Brian King <brking@us.ibm.com>");
  197. MODULE_DESCRIPTION("IBM Power RAID SCSI Adapter Driver");
  198. module_param_named(max_speed, ipr_max_speed, uint, 0);
  199. MODULE_PARM_DESC(max_speed, "Maximum bus speed (0-2). Default: 1=U160. Speeds: 0=80 MB/s, 1=U160, 2=U320");
  200. module_param_named(log_level, ipr_log_level, uint, 0);
  201. MODULE_PARM_DESC(log_level, "Set to 0 - 4 for increasing verbosity of device driver");
  202. module_param_named(testmode, ipr_testmode, int, 0);
  203. MODULE_PARM_DESC(testmode, "DANGEROUS!!! Allows unsupported configurations");
  204. module_param_named(fastfail, ipr_fastfail, int, S_IRUGO | S_IWUSR);
  205. MODULE_PARM_DESC(fastfail, "Reduce timeouts and retries");
  206. module_param_named(transop_timeout, ipr_transop_timeout, int, 0);
  207. MODULE_PARM_DESC(transop_timeout, "Time in seconds to wait for adapter to come operational (default: 300)");
  208. module_param_named(debug, ipr_debug, int, S_IRUGO | S_IWUSR);
  209. MODULE_PARM_DESC(debug, "Enable device driver debugging logging. Set to 1 to enable. (default: 0)");
  210. module_param_named(dual_ioa_raid, ipr_dual_ioa_raid, int, 0);
  211. MODULE_PARM_DESC(dual_ioa_raid, "Enable dual adapter RAID support. Set to 1 to enable. (default: 1)");
  212. module_param_named(max_devs, ipr_max_devs, int, 0);
  213. MODULE_PARM_DESC(max_devs, "Specify the maximum number of physical devices. "
  214. "[Default=" __stringify(IPR_DEFAULT_SIS64_DEVS) "]");
  215. module_param_named(number_of_msix, ipr_number_of_msix, int, 0);
  216. MODULE_PARM_DESC(number_of_msix, "Specify the number of MSIX interrupts to use on capable adapters (1 - 16). (default:2)");
  217. MODULE_LICENSE("GPL");
  218. MODULE_VERSION(IPR_DRIVER_VERSION);
  219. /* A constant array of IOASCs/URCs/Error Messages */
  220. static const
  221. struct ipr_error_table_t ipr_error_table[] = {
  222. {0x00000000, 1, IPR_DEFAULT_LOG_LEVEL,
  223. "8155: An unknown error was received"},
  224. {0x00330000, 0, 0,
  225. "Soft underlength error"},
  226. {0x005A0000, 0, 0,
  227. "Command to be cancelled not found"},
  228. {0x00808000, 0, 0,
  229. "Qualified success"},
  230. {0x01080000, 1, IPR_DEFAULT_LOG_LEVEL,
  231. "FFFE: Soft device bus error recovered by the IOA"},
  232. {0x01088100, 0, IPR_DEFAULT_LOG_LEVEL,
  233. "4101: Soft device bus fabric error"},
  234. {0x01100100, 0, IPR_DEFAULT_LOG_LEVEL,
  235. "FFFC: Logical block guard error recovered by the device"},
  236. {0x01100300, 0, IPR_DEFAULT_LOG_LEVEL,
  237. "FFFC: Logical block reference tag error recovered by the device"},
  238. {0x01108300, 0, IPR_DEFAULT_LOG_LEVEL,
  239. "4171: Recovered scatter list tag / sequence number error"},
  240. {0x01109000, 0, IPR_DEFAULT_LOG_LEVEL,
  241. "FF3D: Recovered logical block CRC error on IOA to Host transfer"},
  242. {0x01109200, 0, IPR_DEFAULT_LOG_LEVEL,
  243. "4171: Recovered logical block sequence number error on IOA to Host transfer"},
  244. {0x0110A000, 0, IPR_DEFAULT_LOG_LEVEL,
  245. "FFFD: Recovered logical block reference tag error detected by the IOA"},
  246. {0x0110A100, 0, IPR_DEFAULT_LOG_LEVEL,
  247. "FFFD: Logical block guard error recovered by the IOA"},
  248. {0x01170600, 0, IPR_DEFAULT_LOG_LEVEL,
  249. "FFF9: Device sector reassign successful"},
  250. {0x01170900, 0, IPR_DEFAULT_LOG_LEVEL,
  251. "FFF7: Media error recovered by device rewrite procedures"},
  252. {0x01180200, 0, IPR_DEFAULT_LOG_LEVEL,
  253. "7001: IOA sector reassignment successful"},
  254. {0x01180500, 0, IPR_DEFAULT_LOG_LEVEL,
  255. "FFF9: Soft media error. Sector reassignment recommended"},
  256. {0x01180600, 0, IPR_DEFAULT_LOG_LEVEL,
  257. "FFF7: Media error recovered by IOA rewrite procedures"},
  258. {0x01418000, 0, IPR_DEFAULT_LOG_LEVEL,
  259. "FF3D: Soft PCI bus error recovered by the IOA"},
  260. {0x01440000, 1, IPR_DEFAULT_LOG_LEVEL,
  261. "FFF6: Device hardware error recovered by the IOA"},
  262. {0x01448100, 0, IPR_DEFAULT_LOG_LEVEL,
  263. "FFF6: Device hardware error recovered by the device"},
  264. {0x01448200, 1, IPR_DEFAULT_LOG_LEVEL,
  265. "FF3D: Soft IOA error recovered by the IOA"},
  266. {0x01448300, 0, IPR_DEFAULT_LOG_LEVEL,
  267. "FFFA: Undefined device response recovered by the IOA"},
  268. {0x014A0000, 1, IPR_DEFAULT_LOG_LEVEL,
  269. "FFF6: Device bus error, message or command phase"},
  270. {0x014A8000, 0, IPR_DEFAULT_LOG_LEVEL,
  271. "FFFE: Task Management Function failed"},
  272. {0x015D0000, 0, IPR_DEFAULT_LOG_LEVEL,
  273. "FFF6: Failure prediction threshold exceeded"},
  274. {0x015D9200, 0, IPR_DEFAULT_LOG_LEVEL,
  275. "8009: Impending cache battery pack failure"},
  276. {0x02040100, 0, 0,
  277. "Logical Unit in process of becoming ready"},
  278. {0x02040200, 0, 0,
  279. "Initializing command required"},
  280. {0x02040400, 0, 0,
  281. "34FF: Disk device format in progress"},
  282. {0x02040C00, 0, 0,
  283. "Logical unit not accessible, target port in unavailable state"},
  284. {0x02048000, 0, IPR_DEFAULT_LOG_LEVEL,
  285. "9070: IOA requested reset"},
  286. {0x023F0000, 0, 0,
  287. "Synchronization required"},
  288. {0x02408500, 0, 0,
  289. "IOA microcode download required"},
  290. {0x02408600, 0, 0,
  291. "Device bus connection is prohibited by host"},
  292. {0x024E0000, 0, 0,
  293. "No ready, IOA shutdown"},
  294. {0x025A0000, 0, 0,
  295. "Not ready, IOA has been shutdown"},
  296. {0x02670100, 0, IPR_DEFAULT_LOG_LEVEL,
  297. "3020: Storage subsystem configuration error"},
  298. {0x03110B00, 0, 0,
  299. "FFF5: Medium error, data unreadable, recommend reassign"},
  300. {0x03110C00, 0, 0,
  301. "7000: Medium error, data unreadable, do not reassign"},
  302. {0x03310000, 0, IPR_DEFAULT_LOG_LEVEL,
  303. "FFF3: Disk media format bad"},
  304. {0x04050000, 0, IPR_DEFAULT_LOG_LEVEL,
  305. "3002: Addressed device failed to respond to selection"},
  306. {0x04080000, 1, IPR_DEFAULT_LOG_LEVEL,
  307. "3100: Device bus error"},
  308. {0x04080100, 0, IPR_DEFAULT_LOG_LEVEL,
  309. "3109: IOA timed out a device command"},
  310. {0x04088000, 0, 0,
  311. "3120: SCSI bus is not operational"},
  312. {0x04088100, 0, IPR_DEFAULT_LOG_LEVEL,
  313. "4100: Hard device bus fabric error"},
  314. {0x04100100, 0, IPR_DEFAULT_LOG_LEVEL,
  315. "310C: Logical block guard error detected by the device"},
  316. {0x04100300, 0, IPR_DEFAULT_LOG_LEVEL,
  317. "310C: Logical block reference tag error detected by the device"},
  318. {0x04108300, 1, IPR_DEFAULT_LOG_LEVEL,
  319. "4170: Scatter list tag / sequence number error"},
  320. {0x04109000, 1, IPR_DEFAULT_LOG_LEVEL,
  321. "8150: Logical block CRC error on IOA to Host transfer"},
  322. {0x04109200, 1, IPR_DEFAULT_LOG_LEVEL,
  323. "4170: Logical block sequence number error on IOA to Host transfer"},
  324. {0x0410A000, 0, IPR_DEFAULT_LOG_LEVEL,
  325. "310D: Logical block reference tag error detected by the IOA"},
  326. {0x0410A100, 0, IPR_DEFAULT_LOG_LEVEL,
  327. "310D: Logical block guard error detected by the IOA"},
  328. {0x04118000, 0, IPR_DEFAULT_LOG_LEVEL,
  329. "9000: IOA reserved area data check"},
  330. {0x04118100, 0, IPR_DEFAULT_LOG_LEVEL,
  331. "9001: IOA reserved area invalid data pattern"},
  332. {0x04118200, 0, IPR_DEFAULT_LOG_LEVEL,
  333. "9002: IOA reserved area LRC error"},
  334. {0x04118300, 1, IPR_DEFAULT_LOG_LEVEL,
  335. "Hardware Error, IOA metadata access error"},
  336. {0x04320000, 0, IPR_DEFAULT_LOG_LEVEL,
  337. "102E: Out of alternate sectors for disk storage"},
  338. {0x04330000, 1, IPR_DEFAULT_LOG_LEVEL,
  339. "FFF4: Data transfer underlength error"},
  340. {0x04338000, 1, IPR_DEFAULT_LOG_LEVEL,
  341. "FFF4: Data transfer overlength error"},
  342. {0x043E0100, 0, IPR_DEFAULT_LOG_LEVEL,
  343. "3400: Logical unit failure"},
  344. {0x04408500, 0, IPR_DEFAULT_LOG_LEVEL,
  345. "FFF4: Device microcode is corrupt"},
  346. {0x04418000, 1, IPR_DEFAULT_LOG_LEVEL,
  347. "8150: PCI bus error"},
  348. {0x04430000, 1, 0,
  349. "Unsupported device bus message received"},
  350. {0x04440000, 1, IPR_DEFAULT_LOG_LEVEL,
  351. "FFF4: Disk device problem"},
  352. {0x04448200, 1, IPR_DEFAULT_LOG_LEVEL,
  353. "8150: Permanent IOA failure"},
  354. {0x04448300, 0, IPR_DEFAULT_LOG_LEVEL,
  355. "3010: Disk device returned wrong response to IOA"},
  356. {0x04448400, 0, IPR_DEFAULT_LOG_LEVEL,
  357. "8151: IOA microcode error"},
  358. {0x04448500, 0, 0,
  359. "Device bus status error"},
  360. {0x04448600, 0, IPR_DEFAULT_LOG_LEVEL,
  361. "8157: IOA error requiring IOA reset to recover"},
  362. {0x04448700, 0, 0,
  363. "ATA device status error"},
  364. {0x04490000, 0, 0,
  365. "Message reject received from the device"},
  366. {0x04449200, 0, IPR_DEFAULT_LOG_LEVEL,
  367. "8008: A permanent cache battery pack failure occurred"},
  368. {0x0444A000, 0, IPR_DEFAULT_LOG_LEVEL,
  369. "9090: Disk unit has been modified after the last known status"},
  370. {0x0444A200, 0, IPR_DEFAULT_LOG_LEVEL,
  371. "9081: IOA detected device error"},
  372. {0x0444A300, 0, IPR_DEFAULT_LOG_LEVEL,
  373. "9082: IOA detected device error"},
  374. {0x044A0000, 1, IPR_DEFAULT_LOG_LEVEL,
  375. "3110: Device bus error, message or command phase"},
  376. {0x044A8000, 1, IPR_DEFAULT_LOG_LEVEL,
  377. "3110: SAS Command / Task Management Function failed"},
  378. {0x04670400, 0, IPR_DEFAULT_LOG_LEVEL,
  379. "9091: Incorrect hardware configuration change has been detected"},
  380. {0x04678000, 0, IPR_DEFAULT_LOG_LEVEL,
  381. "9073: Invalid multi-adapter configuration"},
  382. {0x04678100, 0, IPR_DEFAULT_LOG_LEVEL,
  383. "4010: Incorrect connection between cascaded expanders"},
  384. {0x04678200, 0, IPR_DEFAULT_LOG_LEVEL,
  385. "4020: Connections exceed IOA design limits"},
  386. {0x04678300, 0, IPR_DEFAULT_LOG_LEVEL,
  387. "4030: Incorrect multipath connection"},
  388. {0x04679000, 0, IPR_DEFAULT_LOG_LEVEL,
  389. "4110: Unsupported enclosure function"},
  390. {0x04679800, 0, IPR_DEFAULT_LOG_LEVEL,
  391. "4120: SAS cable VPD cannot be read"},
  392. {0x046E0000, 0, IPR_DEFAULT_LOG_LEVEL,
  393. "FFF4: Command to logical unit failed"},
  394. {0x05240000, 1, 0,
  395. "Illegal request, invalid request type or request packet"},
  396. {0x05250000, 0, 0,
  397. "Illegal request, invalid resource handle"},
  398. {0x05258000, 0, 0,
  399. "Illegal request, commands not allowed to this device"},
  400. {0x05258100, 0, 0,
  401. "Illegal request, command not allowed to a secondary adapter"},
  402. {0x05258200, 0, 0,
  403. "Illegal request, command not allowed to a non-optimized resource"},
  404. {0x05260000, 0, 0,
  405. "Illegal request, invalid field in parameter list"},
  406. {0x05260100, 0, 0,
  407. "Illegal request, parameter not supported"},
  408. {0x05260200, 0, 0,
  409. "Illegal request, parameter value invalid"},
  410. {0x052C0000, 0, 0,
  411. "Illegal request, command sequence error"},
  412. {0x052C8000, 1, 0,
  413. "Illegal request, dual adapter support not enabled"},
  414. {0x052C8100, 1, 0,
  415. "Illegal request, another cable connector was physically disabled"},
  416. {0x054E8000, 1, 0,
  417. "Illegal request, inconsistent group id/group count"},
  418. {0x06040500, 0, IPR_DEFAULT_LOG_LEVEL,
  419. "9031: Array protection temporarily suspended, protection resuming"},
  420. {0x06040600, 0, IPR_DEFAULT_LOG_LEVEL,
  421. "9040: Array protection temporarily suspended, protection resuming"},
  422. {0x060B0100, 0, IPR_DEFAULT_LOG_LEVEL,
  423. "4080: IOA exceeded maximum operating temperature"},
  424. {0x060B8000, 0, IPR_DEFAULT_LOG_LEVEL,
  425. "4085: Service required"},
  426. {0x06288000, 0, IPR_DEFAULT_LOG_LEVEL,
  427. "3140: Device bus not ready to ready transition"},
  428. {0x06290000, 0, IPR_DEFAULT_LOG_LEVEL,
  429. "FFFB: SCSI bus was reset"},
  430. {0x06290500, 0, 0,
  431. "FFFE: SCSI bus transition to single ended"},
  432. {0x06290600, 0, 0,
  433. "FFFE: SCSI bus transition to LVD"},
  434. {0x06298000, 0, IPR_DEFAULT_LOG_LEVEL,
  435. "FFFB: SCSI bus was reset by another initiator"},
  436. {0x063F0300, 0, IPR_DEFAULT_LOG_LEVEL,
  437. "3029: A device replacement has occurred"},
  438. {0x063F8300, 0, IPR_DEFAULT_LOG_LEVEL,
  439. "4102: Device bus fabric performance degradation"},
  440. {0x064C8000, 0, IPR_DEFAULT_LOG_LEVEL,
  441. "9051: IOA cache data exists for a missing or failed device"},
  442. {0x064C8100, 0, IPR_DEFAULT_LOG_LEVEL,
  443. "9055: Auxiliary cache IOA contains cache data needed by the primary IOA"},
  444. {0x06670100, 0, IPR_DEFAULT_LOG_LEVEL,
  445. "9025: Disk unit is not supported at its physical location"},
  446. {0x06670600, 0, IPR_DEFAULT_LOG_LEVEL,
  447. "3020: IOA detected a SCSI bus configuration error"},
  448. {0x06678000, 0, IPR_DEFAULT_LOG_LEVEL,
  449. "3150: SCSI bus configuration error"},
  450. {0x06678100, 0, IPR_DEFAULT_LOG_LEVEL,
  451. "9074: Asymmetric advanced function disk configuration"},
  452. {0x06678300, 0, IPR_DEFAULT_LOG_LEVEL,
  453. "4040: Incomplete multipath connection between IOA and enclosure"},
  454. {0x06678400, 0, IPR_DEFAULT_LOG_LEVEL,
  455. "4041: Incomplete multipath connection between enclosure and device"},
  456. {0x06678500, 0, IPR_DEFAULT_LOG_LEVEL,
  457. "9075: Incomplete multipath connection between IOA and remote IOA"},
  458. {0x06678600, 0, IPR_DEFAULT_LOG_LEVEL,
  459. "9076: Configuration error, missing remote IOA"},
  460. {0x06679100, 0, IPR_DEFAULT_LOG_LEVEL,
  461. "4050: Enclosure does not support a required multipath function"},
  462. {0x06679800, 0, IPR_DEFAULT_LOG_LEVEL,
  463. "4121: Configuration error, required cable is missing"},
  464. {0x06679900, 0, IPR_DEFAULT_LOG_LEVEL,
  465. "4122: Cable is not plugged into the correct location on remote IOA"},
  466. {0x06679A00, 0, IPR_DEFAULT_LOG_LEVEL,
  467. "4123: Configuration error, invalid cable vital product data"},
  468. {0x06679B00, 0, IPR_DEFAULT_LOG_LEVEL,
  469. "4124: Configuration error, both cable ends are plugged into the same IOA"},
  470. {0x06690000, 0, IPR_DEFAULT_LOG_LEVEL,
  471. "4070: Logically bad block written on device"},
  472. {0x06690200, 0, IPR_DEFAULT_LOG_LEVEL,
  473. "9041: Array protection temporarily suspended"},
  474. {0x06698200, 0, IPR_DEFAULT_LOG_LEVEL,
  475. "9042: Corrupt array parity detected on specified device"},
  476. {0x066B0200, 0, IPR_DEFAULT_LOG_LEVEL,
  477. "9030: Array no longer protected due to missing or failed disk unit"},
  478. {0x066B8000, 0, IPR_DEFAULT_LOG_LEVEL,
  479. "9071: Link operational transition"},
  480. {0x066B8100, 0, IPR_DEFAULT_LOG_LEVEL,
  481. "9072: Link not operational transition"},
  482. {0x066B8200, 0, IPR_DEFAULT_LOG_LEVEL,
  483. "9032: Array exposed but still protected"},
  484. {0x066B8300, 0, IPR_DEFAULT_LOG_LEVEL + 1,
  485. "70DD: Device forced failed by disrupt device command"},
  486. {0x066B9100, 0, IPR_DEFAULT_LOG_LEVEL,
  487. "4061: Multipath redundancy level got better"},
  488. {0x066B9200, 0, IPR_DEFAULT_LOG_LEVEL,
  489. "4060: Multipath redundancy level got worse"},
  490. {0x07270000, 0, 0,
  491. "Failure due to other device"},
  492. {0x07278000, 0, IPR_DEFAULT_LOG_LEVEL,
  493. "9008: IOA does not support functions expected by devices"},
  494. {0x07278100, 0, IPR_DEFAULT_LOG_LEVEL,
  495. "9010: Cache data associated with attached devices cannot be found"},
  496. {0x07278200, 0, IPR_DEFAULT_LOG_LEVEL,
  497. "9011: Cache data belongs to devices other than those attached"},
  498. {0x07278400, 0, IPR_DEFAULT_LOG_LEVEL,
  499. "9020: Array missing 2 or more devices with only 1 device present"},
  500. {0x07278500, 0, IPR_DEFAULT_LOG_LEVEL,
  501. "9021: Array missing 2 or more devices with 2 or more devices present"},
  502. {0x07278600, 0, IPR_DEFAULT_LOG_LEVEL,
  503. "9022: Exposed array is missing a required device"},
  504. {0x07278700, 0, IPR_DEFAULT_LOG_LEVEL,
  505. "9023: Array member(s) not at required physical locations"},
  506. {0x07278800, 0, IPR_DEFAULT_LOG_LEVEL,
  507. "9024: Array not functional due to present hardware configuration"},
  508. {0x07278900, 0, IPR_DEFAULT_LOG_LEVEL,
  509. "9026: Array not functional due to present hardware configuration"},
  510. {0x07278A00, 0, IPR_DEFAULT_LOG_LEVEL,
  511. "9027: Array is missing a device and parity is out of sync"},
  512. {0x07278B00, 0, IPR_DEFAULT_LOG_LEVEL,
  513. "9028: Maximum number of arrays already exist"},
  514. {0x07278C00, 0, IPR_DEFAULT_LOG_LEVEL,
  515. "9050: Required cache data cannot be located for a disk unit"},
  516. {0x07278D00, 0, IPR_DEFAULT_LOG_LEVEL,
  517. "9052: Cache data exists for a device that has been modified"},
  518. {0x07278F00, 0, IPR_DEFAULT_LOG_LEVEL,
  519. "9054: IOA resources not available due to previous problems"},
  520. {0x07279100, 0, IPR_DEFAULT_LOG_LEVEL,
  521. "9092: Disk unit requires initialization before use"},
  522. {0x07279200, 0, IPR_DEFAULT_LOG_LEVEL,
  523. "9029: Incorrect hardware configuration change has been detected"},
  524. {0x07279600, 0, IPR_DEFAULT_LOG_LEVEL,
  525. "9060: One or more disk pairs are missing from an array"},
  526. {0x07279700, 0, IPR_DEFAULT_LOG_LEVEL,
  527. "9061: One or more disks are missing from an array"},
  528. {0x07279800, 0, IPR_DEFAULT_LOG_LEVEL,
  529. "9062: One or more disks are missing from an array"},
  530. {0x07279900, 0, IPR_DEFAULT_LOG_LEVEL,
  531. "9063: Maximum number of functional arrays has been exceeded"},
  532. {0x07279A00, 0, 0,
  533. "Data protect, other volume set problem"},
  534. {0x0B260000, 0, 0,
  535. "Aborted command, invalid descriptor"},
  536. {0x0B3F9000, 0, 0,
  537. "Target operating conditions have changed, dual adapter takeover"},
  538. {0x0B530200, 0, 0,
  539. "Aborted command, medium removal prevented"},
  540. {0x0B5A0000, 0, 0,
  541. "Command terminated by host"},
  542. {0x0B5B8000, 0, 0,
  543. "Aborted command, command terminated by host"}
  544. };
  545. static const struct ipr_ses_table_entry ipr_ses_table[] = {
  546. { "2104-DL1 ", "XXXXXXXXXXXXXXXX", 80 },
  547. { "2104-TL1 ", "XXXXXXXXXXXXXXXX", 80 },
  548. { "HSBP07M P U2SCSI", "XXXXXXXXXXXXXXXX", 80 }, /* Hidive 7 slot */
  549. { "HSBP05M P U2SCSI", "XXXXXXXXXXXXXXXX", 80 }, /* Hidive 5 slot */
  550. { "HSBP05M S U2SCSI", "XXXXXXXXXXXXXXXX", 80 }, /* Bowtie */
  551. { "HSBP06E ASU2SCSI", "XXXXXXXXXXXXXXXX", 80 }, /* MartinFenning */
  552. { "2104-DU3 ", "XXXXXXXXXXXXXXXX", 160 },
  553. { "2104-TU3 ", "XXXXXXXXXXXXXXXX", 160 },
  554. { "HSBP04C RSU2SCSI", "XXXXXXX*XXXXXXXX", 160 },
  555. { "HSBP06E RSU2SCSI", "XXXXXXX*XXXXXXXX", 160 },
  556. { "St V1S2 ", "XXXXXXXXXXXXXXXX", 160 },
  557. { "HSBPD4M PU3SCSI", "XXXXXXX*XXXXXXXX", 160 },
  558. { "VSBPD1H U3SCSI", "XXXXXXX*XXXXXXXX", 160 }
  559. };
  560. /*
  561. * Function Prototypes
  562. */
  563. static int ipr_reset_alert(struct ipr_cmnd *);
  564. static void ipr_process_ccn(struct ipr_cmnd *);
  565. static void ipr_process_error(struct ipr_cmnd *);
  566. static void ipr_reset_ioa_job(struct ipr_cmnd *);
  567. static void ipr_initiate_ioa_reset(struct ipr_ioa_cfg *,
  568. enum ipr_shutdown_type);
  569. #ifdef CONFIG_SCSI_IPR_TRACE
  570. /**
  571. * ipr_trc_hook - Add a trace entry to the driver trace
  572. * @ipr_cmd: ipr command struct
  573. * @type: trace type
  574. * @add_data: additional data
  575. *
  576. * Return value:
  577. * none
  578. **/
  579. static void ipr_trc_hook(struct ipr_cmnd *ipr_cmd,
  580. u8 type, u32 add_data)
  581. {
  582. struct ipr_trace_entry *trace_entry;
  583. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  584. trace_entry = &ioa_cfg->trace[atomic_add_return
  585. (1, &ioa_cfg->trace_index)%IPR_NUM_TRACE_ENTRIES];
  586. trace_entry->time = jiffies;
  587. trace_entry->op_code = ipr_cmd->ioarcb.cmd_pkt.cdb[0];
  588. trace_entry->type = type;
  589. if (ipr_cmd->ioa_cfg->sis64)
  590. trace_entry->ata_op_code = ipr_cmd->i.ata_ioadl.regs.command;
  591. else
  592. trace_entry->ata_op_code = ipr_cmd->ioarcb.u.add_data.u.regs.command;
  593. trace_entry->cmd_index = ipr_cmd->cmd_index & 0xff;
  594. trace_entry->res_handle = ipr_cmd->ioarcb.res_handle;
  595. trace_entry->u.add_data = add_data;
  596. wmb();
  597. }
  598. #else
  599. #define ipr_trc_hook(ipr_cmd, type, add_data) do { } while (0)
  600. #endif
  601. /**
  602. * ipr_lock_and_done - Acquire lock and complete command
  603. * @ipr_cmd: ipr command struct
  604. *
  605. * Return value:
  606. * none
  607. **/
  608. static void ipr_lock_and_done(struct ipr_cmnd *ipr_cmd)
  609. {
  610. unsigned long lock_flags;
  611. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  612. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  613. ipr_cmd->done(ipr_cmd);
  614. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  615. }
  616. /**
  617. * ipr_reinit_ipr_cmnd - Re-initialize an IPR Cmnd block for reuse
  618. * @ipr_cmd: ipr command struct
  619. *
  620. * Return value:
  621. * none
  622. **/
  623. static void ipr_reinit_ipr_cmnd(struct ipr_cmnd *ipr_cmd)
  624. {
  625. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  626. struct ipr_ioasa *ioasa = &ipr_cmd->s.ioasa;
  627. struct ipr_ioasa64 *ioasa64 = &ipr_cmd->s.ioasa64;
  628. dma_addr_t dma_addr = ipr_cmd->dma_addr;
  629. int hrrq_id;
  630. hrrq_id = ioarcb->cmd_pkt.hrrq_id;
  631. memset(&ioarcb->cmd_pkt, 0, sizeof(struct ipr_cmd_pkt));
  632. ioarcb->cmd_pkt.hrrq_id = hrrq_id;
  633. ioarcb->data_transfer_length = 0;
  634. ioarcb->read_data_transfer_length = 0;
  635. ioarcb->ioadl_len = 0;
  636. ioarcb->read_ioadl_len = 0;
  637. if (ipr_cmd->ioa_cfg->sis64) {
  638. ioarcb->u.sis64_addr_data.data_ioadl_addr =
  639. cpu_to_be64(dma_addr + offsetof(struct ipr_cmnd, i.ioadl64));
  640. ioasa64->u.gata.status = 0;
  641. } else {
  642. ioarcb->write_ioadl_addr =
  643. cpu_to_be32(dma_addr + offsetof(struct ipr_cmnd, i.ioadl));
  644. ioarcb->read_ioadl_addr = ioarcb->write_ioadl_addr;
  645. ioasa->u.gata.status = 0;
  646. }
  647. ioasa->hdr.ioasc = 0;
  648. ioasa->hdr.residual_data_len = 0;
  649. ipr_cmd->scsi_cmd = NULL;
  650. ipr_cmd->qc = NULL;
  651. ipr_cmd->sense_buffer[0] = 0;
  652. ipr_cmd->dma_use_sg = 0;
  653. }
  654. /**
  655. * ipr_init_ipr_cmnd - Initialize an IPR Cmnd block
  656. * @ipr_cmd: ipr command struct
  657. *
  658. * Return value:
  659. * none
  660. **/
  661. static void ipr_init_ipr_cmnd(struct ipr_cmnd *ipr_cmd,
  662. void (*fast_done) (struct ipr_cmnd *))
  663. {
  664. ipr_reinit_ipr_cmnd(ipr_cmd);
  665. ipr_cmd->u.scratch = 0;
  666. ipr_cmd->sibling = NULL;
  667. ipr_cmd->fast_done = fast_done;
  668. init_timer(&ipr_cmd->timer);
  669. }
  670. /**
  671. * __ipr_get_free_ipr_cmnd - Get a free IPR Cmnd block
  672. * @ioa_cfg: ioa config struct
  673. *
  674. * Return value:
  675. * pointer to ipr command struct
  676. **/
  677. static
  678. struct ipr_cmnd *__ipr_get_free_ipr_cmnd(struct ipr_hrr_queue *hrrq)
  679. {
  680. struct ipr_cmnd *ipr_cmd = NULL;
  681. if (likely(!list_empty(&hrrq->hrrq_free_q))) {
  682. ipr_cmd = list_entry(hrrq->hrrq_free_q.next,
  683. struct ipr_cmnd, queue);
  684. list_del(&ipr_cmd->queue);
  685. }
  686. return ipr_cmd;
  687. }
  688. /**
  689. * ipr_get_free_ipr_cmnd - Get a free IPR Cmnd block and initialize it
  690. * @ioa_cfg: ioa config struct
  691. *
  692. * Return value:
  693. * pointer to ipr command struct
  694. **/
  695. static
  696. struct ipr_cmnd *ipr_get_free_ipr_cmnd(struct ipr_ioa_cfg *ioa_cfg)
  697. {
  698. struct ipr_cmnd *ipr_cmd =
  699. __ipr_get_free_ipr_cmnd(&ioa_cfg->hrrq[IPR_INIT_HRRQ]);
  700. ipr_init_ipr_cmnd(ipr_cmd, ipr_lock_and_done);
  701. return ipr_cmd;
  702. }
  703. /**
  704. * ipr_mask_and_clear_interrupts - Mask all and clear specified interrupts
  705. * @ioa_cfg: ioa config struct
  706. * @clr_ints: interrupts to clear
  707. *
  708. * This function masks all interrupts on the adapter, then clears the
  709. * interrupts specified in the mask
  710. *
  711. * Return value:
  712. * none
  713. **/
  714. static void ipr_mask_and_clear_interrupts(struct ipr_ioa_cfg *ioa_cfg,
  715. u32 clr_ints)
  716. {
  717. volatile u32 int_reg;
  718. int i;
  719. /* Stop new interrupts */
  720. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  721. spin_lock(&ioa_cfg->hrrq[i]._lock);
  722. ioa_cfg->hrrq[i].allow_interrupts = 0;
  723. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  724. }
  725. wmb();
  726. /* Set interrupt mask to stop all new interrupts */
  727. if (ioa_cfg->sis64)
  728. writeq(~0, ioa_cfg->regs.set_interrupt_mask_reg);
  729. else
  730. writel(~0, ioa_cfg->regs.set_interrupt_mask_reg);
  731. /* Clear any pending interrupts */
  732. if (ioa_cfg->sis64)
  733. writel(~0, ioa_cfg->regs.clr_interrupt_reg);
  734. writel(clr_ints, ioa_cfg->regs.clr_interrupt_reg32);
  735. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  736. }
  737. /**
  738. * ipr_save_pcix_cmd_reg - Save PCI-X command register
  739. * @ioa_cfg: ioa config struct
  740. *
  741. * Return value:
  742. * 0 on success / -EIO on failure
  743. **/
  744. static int ipr_save_pcix_cmd_reg(struct ipr_ioa_cfg *ioa_cfg)
  745. {
  746. int pcix_cmd_reg = pci_find_capability(ioa_cfg->pdev, PCI_CAP_ID_PCIX);
  747. if (pcix_cmd_reg == 0)
  748. return 0;
  749. if (pci_read_config_word(ioa_cfg->pdev, pcix_cmd_reg + PCI_X_CMD,
  750. &ioa_cfg->saved_pcix_cmd_reg) != PCIBIOS_SUCCESSFUL) {
  751. dev_err(&ioa_cfg->pdev->dev, "Failed to save PCI-X command register\n");
  752. return -EIO;
  753. }
  754. ioa_cfg->saved_pcix_cmd_reg |= PCI_X_CMD_DPERR_E | PCI_X_CMD_ERO;
  755. return 0;
  756. }
  757. /**
  758. * ipr_set_pcix_cmd_reg - Setup PCI-X command register
  759. * @ioa_cfg: ioa config struct
  760. *
  761. * Return value:
  762. * 0 on success / -EIO on failure
  763. **/
  764. static int ipr_set_pcix_cmd_reg(struct ipr_ioa_cfg *ioa_cfg)
  765. {
  766. int pcix_cmd_reg = pci_find_capability(ioa_cfg->pdev, PCI_CAP_ID_PCIX);
  767. if (pcix_cmd_reg) {
  768. if (pci_write_config_word(ioa_cfg->pdev, pcix_cmd_reg + PCI_X_CMD,
  769. ioa_cfg->saved_pcix_cmd_reg) != PCIBIOS_SUCCESSFUL) {
  770. dev_err(&ioa_cfg->pdev->dev, "Failed to setup PCI-X command register\n");
  771. return -EIO;
  772. }
  773. }
  774. return 0;
  775. }
  776. /**
  777. * ipr_sata_eh_done - done function for aborted SATA commands
  778. * @ipr_cmd: ipr command struct
  779. *
  780. * This function is invoked for ops generated to SATA
  781. * devices which are being aborted.
  782. *
  783. * Return value:
  784. * none
  785. **/
  786. static void ipr_sata_eh_done(struct ipr_cmnd *ipr_cmd)
  787. {
  788. struct ata_queued_cmd *qc = ipr_cmd->qc;
  789. struct ipr_sata_port *sata_port = qc->ap->private_data;
  790. qc->err_mask |= AC_ERR_OTHER;
  791. sata_port->ioasa.status |= ATA_BUSY;
  792. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  793. ata_qc_complete(qc);
  794. }
  795. /**
  796. * ipr_scsi_eh_done - mid-layer done function for aborted ops
  797. * @ipr_cmd: ipr command struct
  798. *
  799. * This function is invoked by the interrupt handler for
  800. * ops generated by the SCSI mid-layer which are being aborted.
  801. *
  802. * Return value:
  803. * none
  804. **/
  805. static void ipr_scsi_eh_done(struct ipr_cmnd *ipr_cmd)
  806. {
  807. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  808. scsi_cmd->result |= (DID_ERROR << 16);
  809. scsi_dma_unmap(ipr_cmd->scsi_cmd);
  810. scsi_cmd->scsi_done(scsi_cmd);
  811. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  812. }
  813. /**
  814. * ipr_fail_all_ops - Fails all outstanding ops.
  815. * @ioa_cfg: ioa config struct
  816. *
  817. * This function fails all outstanding ops.
  818. *
  819. * Return value:
  820. * none
  821. **/
  822. static void ipr_fail_all_ops(struct ipr_ioa_cfg *ioa_cfg)
  823. {
  824. struct ipr_cmnd *ipr_cmd, *temp;
  825. struct ipr_hrr_queue *hrrq;
  826. ENTER;
  827. for_each_hrrq(hrrq, ioa_cfg) {
  828. spin_lock(&hrrq->_lock);
  829. list_for_each_entry_safe(ipr_cmd,
  830. temp, &hrrq->hrrq_pending_q, queue) {
  831. list_del(&ipr_cmd->queue);
  832. ipr_cmd->s.ioasa.hdr.ioasc =
  833. cpu_to_be32(IPR_IOASC_IOA_WAS_RESET);
  834. ipr_cmd->s.ioasa.hdr.ilid =
  835. cpu_to_be32(IPR_DRIVER_ILID);
  836. if (ipr_cmd->scsi_cmd)
  837. ipr_cmd->done = ipr_scsi_eh_done;
  838. else if (ipr_cmd->qc)
  839. ipr_cmd->done = ipr_sata_eh_done;
  840. ipr_trc_hook(ipr_cmd, IPR_TRACE_FINISH,
  841. IPR_IOASC_IOA_WAS_RESET);
  842. del_timer(&ipr_cmd->timer);
  843. ipr_cmd->done(ipr_cmd);
  844. }
  845. spin_unlock(&hrrq->_lock);
  846. }
  847. LEAVE;
  848. }
  849. /**
  850. * ipr_send_command - Send driver initiated requests.
  851. * @ipr_cmd: ipr command struct
  852. *
  853. * This function sends a command to the adapter using the correct write call.
  854. * In the case of sis64, calculate the ioarcb size required. Then or in the
  855. * appropriate bits.
  856. *
  857. * Return value:
  858. * none
  859. **/
  860. static void ipr_send_command(struct ipr_cmnd *ipr_cmd)
  861. {
  862. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  863. dma_addr_t send_dma_addr = ipr_cmd->dma_addr;
  864. if (ioa_cfg->sis64) {
  865. /* The default size is 256 bytes */
  866. send_dma_addr |= 0x1;
  867. /* If the number of ioadls * size of ioadl > 128 bytes,
  868. then use a 512 byte ioarcb */
  869. if (ipr_cmd->dma_use_sg * sizeof(struct ipr_ioadl64_desc) > 128 )
  870. send_dma_addr |= 0x4;
  871. writeq(send_dma_addr, ioa_cfg->regs.ioarrin_reg);
  872. } else
  873. writel(send_dma_addr, ioa_cfg->regs.ioarrin_reg);
  874. }
  875. /**
  876. * ipr_do_req - Send driver initiated requests.
  877. * @ipr_cmd: ipr command struct
  878. * @done: done function
  879. * @timeout_func: timeout function
  880. * @timeout: timeout value
  881. *
  882. * This function sends the specified command to the adapter with the
  883. * timeout given. The done function is invoked on command completion.
  884. *
  885. * Return value:
  886. * none
  887. **/
  888. static void ipr_do_req(struct ipr_cmnd *ipr_cmd,
  889. void (*done) (struct ipr_cmnd *),
  890. void (*timeout_func) (struct ipr_cmnd *), u32 timeout)
  891. {
  892. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  893. ipr_cmd->done = done;
  894. ipr_cmd->timer.data = (unsigned long) ipr_cmd;
  895. ipr_cmd->timer.expires = jiffies + timeout;
  896. ipr_cmd->timer.function = (void (*)(unsigned long))timeout_func;
  897. add_timer(&ipr_cmd->timer);
  898. ipr_trc_hook(ipr_cmd, IPR_TRACE_START, 0);
  899. ipr_send_command(ipr_cmd);
  900. }
  901. /**
  902. * ipr_internal_cmd_done - Op done function for an internally generated op.
  903. * @ipr_cmd: ipr command struct
  904. *
  905. * This function is the op done function for an internally generated,
  906. * blocking op. It simply wakes the sleeping thread.
  907. *
  908. * Return value:
  909. * none
  910. **/
  911. static void ipr_internal_cmd_done(struct ipr_cmnd *ipr_cmd)
  912. {
  913. if (ipr_cmd->sibling)
  914. ipr_cmd->sibling = NULL;
  915. else
  916. complete(&ipr_cmd->completion);
  917. }
  918. /**
  919. * ipr_init_ioadl - initialize the ioadl for the correct SIS type
  920. * @ipr_cmd: ipr command struct
  921. * @dma_addr: dma address
  922. * @len: transfer length
  923. * @flags: ioadl flag value
  924. *
  925. * This function initializes an ioadl in the case where there is only a single
  926. * descriptor.
  927. *
  928. * Return value:
  929. * nothing
  930. **/
  931. static void ipr_init_ioadl(struct ipr_cmnd *ipr_cmd, dma_addr_t dma_addr,
  932. u32 len, int flags)
  933. {
  934. struct ipr_ioadl_desc *ioadl = ipr_cmd->i.ioadl;
  935. struct ipr_ioadl64_desc *ioadl64 = ipr_cmd->i.ioadl64;
  936. ipr_cmd->dma_use_sg = 1;
  937. if (ipr_cmd->ioa_cfg->sis64) {
  938. ioadl64->flags = cpu_to_be32(flags);
  939. ioadl64->data_len = cpu_to_be32(len);
  940. ioadl64->address = cpu_to_be64(dma_addr);
  941. ipr_cmd->ioarcb.ioadl_len =
  942. cpu_to_be32(sizeof(struct ipr_ioadl64_desc));
  943. ipr_cmd->ioarcb.data_transfer_length = cpu_to_be32(len);
  944. } else {
  945. ioadl->flags_and_data_len = cpu_to_be32(flags | len);
  946. ioadl->address = cpu_to_be32(dma_addr);
  947. if (flags == IPR_IOADL_FLAGS_READ_LAST) {
  948. ipr_cmd->ioarcb.read_ioadl_len =
  949. cpu_to_be32(sizeof(struct ipr_ioadl_desc));
  950. ipr_cmd->ioarcb.read_data_transfer_length = cpu_to_be32(len);
  951. } else {
  952. ipr_cmd->ioarcb.ioadl_len =
  953. cpu_to_be32(sizeof(struct ipr_ioadl_desc));
  954. ipr_cmd->ioarcb.data_transfer_length = cpu_to_be32(len);
  955. }
  956. }
  957. }
  958. /**
  959. * ipr_send_blocking_cmd - Send command and sleep on its completion.
  960. * @ipr_cmd: ipr command struct
  961. * @timeout_func: function to invoke if command times out
  962. * @timeout: timeout
  963. *
  964. * Return value:
  965. * none
  966. **/
  967. static void ipr_send_blocking_cmd(struct ipr_cmnd *ipr_cmd,
  968. void (*timeout_func) (struct ipr_cmnd *ipr_cmd),
  969. u32 timeout)
  970. {
  971. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  972. init_completion(&ipr_cmd->completion);
  973. ipr_do_req(ipr_cmd, ipr_internal_cmd_done, timeout_func, timeout);
  974. spin_unlock_irq(ioa_cfg->host->host_lock);
  975. wait_for_completion(&ipr_cmd->completion);
  976. spin_lock_irq(ioa_cfg->host->host_lock);
  977. }
  978. static int ipr_get_hrrq_index(struct ipr_ioa_cfg *ioa_cfg)
  979. {
  980. if (ioa_cfg->hrrq_num == 1)
  981. return 0;
  982. else
  983. return (atomic_add_return(1, &ioa_cfg->hrrq_index) % (ioa_cfg->hrrq_num - 1)) + 1;
  984. }
  985. /**
  986. * ipr_send_hcam - Send an HCAM to the adapter.
  987. * @ioa_cfg: ioa config struct
  988. * @type: HCAM type
  989. * @hostrcb: hostrcb struct
  990. *
  991. * This function will send a Host Controlled Async command to the adapter.
  992. * If HCAMs are currently not allowed to be issued to the adapter, it will
  993. * place the hostrcb on the free queue.
  994. *
  995. * Return value:
  996. * none
  997. **/
  998. static void ipr_send_hcam(struct ipr_ioa_cfg *ioa_cfg, u8 type,
  999. struct ipr_hostrcb *hostrcb)
  1000. {
  1001. struct ipr_cmnd *ipr_cmd;
  1002. struct ipr_ioarcb *ioarcb;
  1003. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].allow_cmds) {
  1004. ipr_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  1005. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  1006. list_add_tail(&hostrcb->queue, &ioa_cfg->hostrcb_pending_q);
  1007. ipr_cmd->u.hostrcb = hostrcb;
  1008. ioarcb = &ipr_cmd->ioarcb;
  1009. ioarcb->res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  1010. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_HCAM;
  1011. ioarcb->cmd_pkt.cdb[0] = IPR_HOST_CONTROLLED_ASYNC;
  1012. ioarcb->cmd_pkt.cdb[1] = type;
  1013. ioarcb->cmd_pkt.cdb[7] = (sizeof(hostrcb->hcam) >> 8) & 0xff;
  1014. ioarcb->cmd_pkt.cdb[8] = sizeof(hostrcb->hcam) & 0xff;
  1015. ipr_init_ioadl(ipr_cmd, hostrcb->hostrcb_dma,
  1016. sizeof(hostrcb->hcam), IPR_IOADL_FLAGS_READ_LAST);
  1017. if (type == IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE)
  1018. ipr_cmd->done = ipr_process_ccn;
  1019. else
  1020. ipr_cmd->done = ipr_process_error;
  1021. ipr_trc_hook(ipr_cmd, IPR_TRACE_START, IPR_IOA_RES_ADDR);
  1022. ipr_send_command(ipr_cmd);
  1023. } else {
  1024. list_add_tail(&hostrcb->queue, &ioa_cfg->hostrcb_free_q);
  1025. }
  1026. }
  1027. /**
  1028. * ipr_update_ata_class - Update the ata class in the resource entry
  1029. * @res: resource entry struct
  1030. * @proto: cfgte device bus protocol value
  1031. *
  1032. * Return value:
  1033. * none
  1034. **/
  1035. static void ipr_update_ata_class(struct ipr_resource_entry *res, unsigned int proto)
  1036. {
  1037. switch (proto) {
  1038. case IPR_PROTO_SATA:
  1039. case IPR_PROTO_SAS_STP:
  1040. res->ata_class = ATA_DEV_ATA;
  1041. break;
  1042. case IPR_PROTO_SATA_ATAPI:
  1043. case IPR_PROTO_SAS_STP_ATAPI:
  1044. res->ata_class = ATA_DEV_ATAPI;
  1045. break;
  1046. default:
  1047. res->ata_class = ATA_DEV_UNKNOWN;
  1048. break;
  1049. };
  1050. }
  1051. /**
  1052. * ipr_init_res_entry - Initialize a resource entry struct.
  1053. * @res: resource entry struct
  1054. * @cfgtew: config table entry wrapper struct
  1055. *
  1056. * Return value:
  1057. * none
  1058. **/
  1059. static void ipr_init_res_entry(struct ipr_resource_entry *res,
  1060. struct ipr_config_table_entry_wrapper *cfgtew)
  1061. {
  1062. int found = 0;
  1063. unsigned int proto;
  1064. struct ipr_ioa_cfg *ioa_cfg = res->ioa_cfg;
  1065. struct ipr_resource_entry *gscsi_res = NULL;
  1066. res->needs_sync_complete = 0;
  1067. res->in_erp = 0;
  1068. res->add_to_ml = 0;
  1069. res->del_from_ml = 0;
  1070. res->resetting_device = 0;
  1071. res->reset_occurred = 0;
  1072. res->sdev = NULL;
  1073. res->sata_port = NULL;
  1074. if (ioa_cfg->sis64) {
  1075. proto = cfgtew->u.cfgte64->proto;
  1076. res->res_flags = cfgtew->u.cfgte64->res_flags;
  1077. res->qmodel = IPR_QUEUEING_MODEL64(res);
  1078. res->type = cfgtew->u.cfgte64->res_type;
  1079. memcpy(res->res_path, &cfgtew->u.cfgte64->res_path,
  1080. sizeof(res->res_path));
  1081. res->bus = 0;
  1082. memcpy(&res->dev_lun.scsi_lun, &cfgtew->u.cfgte64->lun,
  1083. sizeof(res->dev_lun.scsi_lun));
  1084. res->lun = scsilun_to_int(&res->dev_lun);
  1085. if (res->type == IPR_RES_TYPE_GENERIC_SCSI) {
  1086. list_for_each_entry(gscsi_res, &ioa_cfg->used_res_q, queue) {
  1087. if (gscsi_res->dev_id == cfgtew->u.cfgte64->dev_id) {
  1088. found = 1;
  1089. res->target = gscsi_res->target;
  1090. break;
  1091. }
  1092. }
  1093. if (!found) {
  1094. res->target = find_first_zero_bit(ioa_cfg->target_ids,
  1095. ioa_cfg->max_devs_supported);
  1096. set_bit(res->target, ioa_cfg->target_ids);
  1097. }
  1098. } else if (res->type == IPR_RES_TYPE_IOAFP) {
  1099. res->bus = IPR_IOAFP_VIRTUAL_BUS;
  1100. res->target = 0;
  1101. } else if (res->type == IPR_RES_TYPE_ARRAY) {
  1102. res->bus = IPR_ARRAY_VIRTUAL_BUS;
  1103. res->target = find_first_zero_bit(ioa_cfg->array_ids,
  1104. ioa_cfg->max_devs_supported);
  1105. set_bit(res->target, ioa_cfg->array_ids);
  1106. } else if (res->type == IPR_RES_TYPE_VOLUME_SET) {
  1107. res->bus = IPR_VSET_VIRTUAL_BUS;
  1108. res->target = find_first_zero_bit(ioa_cfg->vset_ids,
  1109. ioa_cfg->max_devs_supported);
  1110. set_bit(res->target, ioa_cfg->vset_ids);
  1111. } else {
  1112. res->target = find_first_zero_bit(ioa_cfg->target_ids,
  1113. ioa_cfg->max_devs_supported);
  1114. set_bit(res->target, ioa_cfg->target_ids);
  1115. }
  1116. } else {
  1117. proto = cfgtew->u.cfgte->proto;
  1118. res->qmodel = IPR_QUEUEING_MODEL(res);
  1119. res->flags = cfgtew->u.cfgte->flags;
  1120. if (res->flags & IPR_IS_IOA_RESOURCE)
  1121. res->type = IPR_RES_TYPE_IOAFP;
  1122. else
  1123. res->type = cfgtew->u.cfgte->rsvd_subtype & 0x0f;
  1124. res->bus = cfgtew->u.cfgte->res_addr.bus;
  1125. res->target = cfgtew->u.cfgte->res_addr.target;
  1126. res->lun = cfgtew->u.cfgte->res_addr.lun;
  1127. res->lun_wwn = get_unaligned_be64(cfgtew->u.cfgte->lun_wwn);
  1128. }
  1129. ipr_update_ata_class(res, proto);
  1130. }
  1131. /**
  1132. * ipr_is_same_device - Determine if two devices are the same.
  1133. * @res: resource entry struct
  1134. * @cfgtew: config table entry wrapper struct
  1135. *
  1136. * Return value:
  1137. * 1 if the devices are the same / 0 otherwise
  1138. **/
  1139. static int ipr_is_same_device(struct ipr_resource_entry *res,
  1140. struct ipr_config_table_entry_wrapper *cfgtew)
  1141. {
  1142. if (res->ioa_cfg->sis64) {
  1143. if (!memcmp(&res->dev_id, &cfgtew->u.cfgte64->dev_id,
  1144. sizeof(cfgtew->u.cfgte64->dev_id)) &&
  1145. !memcmp(&res->dev_lun.scsi_lun, &cfgtew->u.cfgte64->lun,
  1146. sizeof(cfgtew->u.cfgte64->lun))) {
  1147. return 1;
  1148. }
  1149. } else {
  1150. if (res->bus == cfgtew->u.cfgte->res_addr.bus &&
  1151. res->target == cfgtew->u.cfgte->res_addr.target &&
  1152. res->lun == cfgtew->u.cfgte->res_addr.lun)
  1153. return 1;
  1154. }
  1155. return 0;
  1156. }
  1157. /**
  1158. * __ipr_format_res_path - Format the resource path for printing.
  1159. * @res_path: resource path
  1160. * @buf: buffer
  1161. * @len: length of buffer provided
  1162. *
  1163. * Return value:
  1164. * pointer to buffer
  1165. **/
  1166. static char *__ipr_format_res_path(u8 *res_path, char *buffer, int len)
  1167. {
  1168. int i;
  1169. char *p = buffer;
  1170. *p = '\0';
  1171. p += snprintf(p, buffer + len - p, "%02X", res_path[0]);
  1172. for (i = 1; res_path[i] != 0xff && ((i * 3) < len); i++)
  1173. p += snprintf(p, buffer + len - p, "-%02X", res_path[i]);
  1174. return buffer;
  1175. }
  1176. /**
  1177. * ipr_format_res_path - Format the resource path for printing.
  1178. * @ioa_cfg: ioa config struct
  1179. * @res_path: resource path
  1180. * @buf: buffer
  1181. * @len: length of buffer provided
  1182. *
  1183. * Return value:
  1184. * pointer to buffer
  1185. **/
  1186. static char *ipr_format_res_path(struct ipr_ioa_cfg *ioa_cfg,
  1187. u8 *res_path, char *buffer, int len)
  1188. {
  1189. char *p = buffer;
  1190. *p = '\0';
  1191. p += snprintf(p, buffer + len - p, "%d/", ioa_cfg->host->host_no);
  1192. __ipr_format_res_path(res_path, p, len - (buffer - p));
  1193. return buffer;
  1194. }
  1195. /**
  1196. * ipr_update_res_entry - Update the resource entry.
  1197. * @res: resource entry struct
  1198. * @cfgtew: config table entry wrapper struct
  1199. *
  1200. * Return value:
  1201. * none
  1202. **/
  1203. static void ipr_update_res_entry(struct ipr_resource_entry *res,
  1204. struct ipr_config_table_entry_wrapper *cfgtew)
  1205. {
  1206. char buffer[IPR_MAX_RES_PATH_LENGTH];
  1207. unsigned int proto;
  1208. int new_path = 0;
  1209. if (res->ioa_cfg->sis64) {
  1210. res->flags = cfgtew->u.cfgte64->flags;
  1211. res->res_flags = cfgtew->u.cfgte64->res_flags;
  1212. res->type = cfgtew->u.cfgte64->res_type;
  1213. memcpy(&res->std_inq_data, &cfgtew->u.cfgte64->std_inq_data,
  1214. sizeof(struct ipr_std_inq_data));
  1215. res->qmodel = IPR_QUEUEING_MODEL64(res);
  1216. proto = cfgtew->u.cfgte64->proto;
  1217. res->res_handle = cfgtew->u.cfgte64->res_handle;
  1218. res->dev_id = cfgtew->u.cfgte64->dev_id;
  1219. memcpy(&res->dev_lun.scsi_lun, &cfgtew->u.cfgte64->lun,
  1220. sizeof(res->dev_lun.scsi_lun));
  1221. if (memcmp(res->res_path, &cfgtew->u.cfgte64->res_path,
  1222. sizeof(res->res_path))) {
  1223. memcpy(res->res_path, &cfgtew->u.cfgte64->res_path,
  1224. sizeof(res->res_path));
  1225. new_path = 1;
  1226. }
  1227. if (res->sdev && new_path)
  1228. sdev_printk(KERN_INFO, res->sdev, "Resource path: %s\n",
  1229. ipr_format_res_path(res->ioa_cfg,
  1230. res->res_path, buffer, sizeof(buffer)));
  1231. } else {
  1232. res->flags = cfgtew->u.cfgte->flags;
  1233. if (res->flags & IPR_IS_IOA_RESOURCE)
  1234. res->type = IPR_RES_TYPE_IOAFP;
  1235. else
  1236. res->type = cfgtew->u.cfgte->rsvd_subtype & 0x0f;
  1237. memcpy(&res->std_inq_data, &cfgtew->u.cfgte->std_inq_data,
  1238. sizeof(struct ipr_std_inq_data));
  1239. res->qmodel = IPR_QUEUEING_MODEL(res);
  1240. proto = cfgtew->u.cfgte->proto;
  1241. res->res_handle = cfgtew->u.cfgte->res_handle;
  1242. }
  1243. ipr_update_ata_class(res, proto);
  1244. }
  1245. /**
  1246. * ipr_clear_res_target - Clear the bit in the bit map representing the target
  1247. * for the resource.
  1248. * @res: resource entry struct
  1249. * @cfgtew: config table entry wrapper struct
  1250. *
  1251. * Return value:
  1252. * none
  1253. **/
  1254. static void ipr_clear_res_target(struct ipr_resource_entry *res)
  1255. {
  1256. struct ipr_resource_entry *gscsi_res = NULL;
  1257. struct ipr_ioa_cfg *ioa_cfg = res->ioa_cfg;
  1258. if (!ioa_cfg->sis64)
  1259. return;
  1260. if (res->bus == IPR_ARRAY_VIRTUAL_BUS)
  1261. clear_bit(res->target, ioa_cfg->array_ids);
  1262. else if (res->bus == IPR_VSET_VIRTUAL_BUS)
  1263. clear_bit(res->target, ioa_cfg->vset_ids);
  1264. else if (res->bus == 0 && res->type == IPR_RES_TYPE_GENERIC_SCSI) {
  1265. list_for_each_entry(gscsi_res, &ioa_cfg->used_res_q, queue)
  1266. if (gscsi_res->dev_id == res->dev_id && gscsi_res != res)
  1267. return;
  1268. clear_bit(res->target, ioa_cfg->target_ids);
  1269. } else if (res->bus == 0)
  1270. clear_bit(res->target, ioa_cfg->target_ids);
  1271. }
  1272. /**
  1273. * ipr_handle_config_change - Handle a config change from the adapter
  1274. * @ioa_cfg: ioa config struct
  1275. * @hostrcb: hostrcb
  1276. *
  1277. * Return value:
  1278. * none
  1279. **/
  1280. static void ipr_handle_config_change(struct ipr_ioa_cfg *ioa_cfg,
  1281. struct ipr_hostrcb *hostrcb)
  1282. {
  1283. struct ipr_resource_entry *res = NULL;
  1284. struct ipr_config_table_entry_wrapper cfgtew;
  1285. __be32 cc_res_handle;
  1286. u32 is_ndn = 1;
  1287. if (ioa_cfg->sis64) {
  1288. cfgtew.u.cfgte64 = &hostrcb->hcam.u.ccn.u.cfgte64;
  1289. cc_res_handle = cfgtew.u.cfgte64->res_handle;
  1290. } else {
  1291. cfgtew.u.cfgte = &hostrcb->hcam.u.ccn.u.cfgte;
  1292. cc_res_handle = cfgtew.u.cfgte->res_handle;
  1293. }
  1294. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  1295. if (res->res_handle == cc_res_handle) {
  1296. is_ndn = 0;
  1297. break;
  1298. }
  1299. }
  1300. if (is_ndn) {
  1301. if (list_empty(&ioa_cfg->free_res_q)) {
  1302. ipr_send_hcam(ioa_cfg,
  1303. IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE,
  1304. hostrcb);
  1305. return;
  1306. }
  1307. res = list_entry(ioa_cfg->free_res_q.next,
  1308. struct ipr_resource_entry, queue);
  1309. list_del(&res->queue);
  1310. ipr_init_res_entry(res, &cfgtew);
  1311. list_add_tail(&res->queue, &ioa_cfg->used_res_q);
  1312. }
  1313. ipr_update_res_entry(res, &cfgtew);
  1314. if (hostrcb->hcam.notify_type == IPR_HOST_RCB_NOTIF_TYPE_REM_ENTRY) {
  1315. if (res->sdev) {
  1316. res->del_from_ml = 1;
  1317. res->res_handle = IPR_INVALID_RES_HANDLE;
  1318. if (ioa_cfg->allow_ml_add_del)
  1319. schedule_work(&ioa_cfg->work_q);
  1320. } else {
  1321. ipr_clear_res_target(res);
  1322. list_move_tail(&res->queue, &ioa_cfg->free_res_q);
  1323. }
  1324. } else if (!res->sdev || res->del_from_ml) {
  1325. res->add_to_ml = 1;
  1326. if (ioa_cfg->allow_ml_add_del)
  1327. schedule_work(&ioa_cfg->work_q);
  1328. }
  1329. ipr_send_hcam(ioa_cfg, IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE, hostrcb);
  1330. }
  1331. /**
  1332. * ipr_process_ccn - Op done function for a CCN.
  1333. * @ipr_cmd: ipr command struct
  1334. *
  1335. * This function is the op done function for a configuration
  1336. * change notification host controlled async from the adapter.
  1337. *
  1338. * Return value:
  1339. * none
  1340. **/
  1341. static void ipr_process_ccn(struct ipr_cmnd *ipr_cmd)
  1342. {
  1343. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  1344. struct ipr_hostrcb *hostrcb = ipr_cmd->u.hostrcb;
  1345. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  1346. list_del(&hostrcb->queue);
  1347. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  1348. if (ioasc) {
  1349. if (ioasc != IPR_IOASC_IOA_WAS_RESET)
  1350. dev_err(&ioa_cfg->pdev->dev,
  1351. "Host RCB failed with IOASC: 0x%08X\n", ioasc);
  1352. ipr_send_hcam(ioa_cfg, IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE, hostrcb);
  1353. } else {
  1354. ipr_handle_config_change(ioa_cfg, hostrcb);
  1355. }
  1356. }
  1357. /**
  1358. * strip_and_pad_whitespace - Strip and pad trailing whitespace.
  1359. * @i: index into buffer
  1360. * @buf: string to modify
  1361. *
  1362. * This function will strip all trailing whitespace, pad the end
  1363. * of the string with a single space, and NULL terminate the string.
  1364. *
  1365. * Return value:
  1366. * new length of string
  1367. **/
  1368. static int strip_and_pad_whitespace(int i, char *buf)
  1369. {
  1370. while (i && buf[i] == ' ')
  1371. i--;
  1372. buf[i+1] = ' ';
  1373. buf[i+2] = '\0';
  1374. return i + 2;
  1375. }
  1376. /**
  1377. * ipr_log_vpd_compact - Log the passed extended VPD compactly.
  1378. * @prefix: string to print at start of printk
  1379. * @hostrcb: hostrcb pointer
  1380. * @vpd: vendor/product id/sn struct
  1381. *
  1382. * Return value:
  1383. * none
  1384. **/
  1385. static void ipr_log_vpd_compact(char *prefix, struct ipr_hostrcb *hostrcb,
  1386. struct ipr_vpd *vpd)
  1387. {
  1388. char buffer[IPR_VENDOR_ID_LEN + IPR_PROD_ID_LEN + IPR_SERIAL_NUM_LEN + 3];
  1389. int i = 0;
  1390. memcpy(buffer, vpd->vpids.vendor_id, IPR_VENDOR_ID_LEN);
  1391. i = strip_and_pad_whitespace(IPR_VENDOR_ID_LEN - 1, buffer);
  1392. memcpy(&buffer[i], vpd->vpids.product_id, IPR_PROD_ID_LEN);
  1393. i = strip_and_pad_whitespace(i + IPR_PROD_ID_LEN - 1, buffer);
  1394. memcpy(&buffer[i], vpd->sn, IPR_SERIAL_NUM_LEN);
  1395. buffer[IPR_SERIAL_NUM_LEN + i] = '\0';
  1396. ipr_hcam_err(hostrcb, "%s VPID/SN: %s\n", prefix, buffer);
  1397. }
  1398. /**
  1399. * ipr_log_vpd - Log the passed VPD to the error log.
  1400. * @vpd: vendor/product id/sn struct
  1401. *
  1402. * Return value:
  1403. * none
  1404. **/
  1405. static void ipr_log_vpd(struct ipr_vpd *vpd)
  1406. {
  1407. char buffer[IPR_VENDOR_ID_LEN + IPR_PROD_ID_LEN
  1408. + IPR_SERIAL_NUM_LEN];
  1409. memcpy(buffer, vpd->vpids.vendor_id, IPR_VENDOR_ID_LEN);
  1410. memcpy(buffer + IPR_VENDOR_ID_LEN, vpd->vpids.product_id,
  1411. IPR_PROD_ID_LEN);
  1412. buffer[IPR_VENDOR_ID_LEN + IPR_PROD_ID_LEN] = '\0';
  1413. ipr_err("Vendor/Product ID: %s\n", buffer);
  1414. memcpy(buffer, vpd->sn, IPR_SERIAL_NUM_LEN);
  1415. buffer[IPR_SERIAL_NUM_LEN] = '\0';
  1416. ipr_err(" Serial Number: %s\n", buffer);
  1417. }
  1418. /**
  1419. * ipr_log_ext_vpd_compact - Log the passed extended VPD compactly.
  1420. * @prefix: string to print at start of printk
  1421. * @hostrcb: hostrcb pointer
  1422. * @vpd: vendor/product id/sn/wwn struct
  1423. *
  1424. * Return value:
  1425. * none
  1426. **/
  1427. static void ipr_log_ext_vpd_compact(char *prefix, struct ipr_hostrcb *hostrcb,
  1428. struct ipr_ext_vpd *vpd)
  1429. {
  1430. ipr_log_vpd_compact(prefix, hostrcb, &vpd->vpd);
  1431. ipr_hcam_err(hostrcb, "%s WWN: %08X%08X\n", prefix,
  1432. be32_to_cpu(vpd->wwid[0]), be32_to_cpu(vpd->wwid[1]));
  1433. }
  1434. /**
  1435. * ipr_log_ext_vpd - Log the passed extended VPD to the error log.
  1436. * @vpd: vendor/product id/sn/wwn struct
  1437. *
  1438. * Return value:
  1439. * none
  1440. **/
  1441. static void ipr_log_ext_vpd(struct ipr_ext_vpd *vpd)
  1442. {
  1443. ipr_log_vpd(&vpd->vpd);
  1444. ipr_err(" WWN: %08X%08X\n", be32_to_cpu(vpd->wwid[0]),
  1445. be32_to_cpu(vpd->wwid[1]));
  1446. }
  1447. /**
  1448. * ipr_log_enhanced_cache_error - Log a cache error.
  1449. * @ioa_cfg: ioa config struct
  1450. * @hostrcb: hostrcb struct
  1451. *
  1452. * Return value:
  1453. * none
  1454. **/
  1455. static void ipr_log_enhanced_cache_error(struct ipr_ioa_cfg *ioa_cfg,
  1456. struct ipr_hostrcb *hostrcb)
  1457. {
  1458. struct ipr_hostrcb_type_12_error *error;
  1459. if (ioa_cfg->sis64)
  1460. error = &hostrcb->hcam.u.error64.u.type_12_error;
  1461. else
  1462. error = &hostrcb->hcam.u.error.u.type_12_error;
  1463. ipr_err("-----Current Configuration-----\n");
  1464. ipr_err("Cache Directory Card Information:\n");
  1465. ipr_log_ext_vpd(&error->ioa_vpd);
  1466. ipr_err("Adapter Card Information:\n");
  1467. ipr_log_ext_vpd(&error->cfc_vpd);
  1468. ipr_err("-----Expected Configuration-----\n");
  1469. ipr_err("Cache Directory Card Information:\n");
  1470. ipr_log_ext_vpd(&error->ioa_last_attached_to_cfc_vpd);
  1471. ipr_err("Adapter Card Information:\n");
  1472. ipr_log_ext_vpd(&error->cfc_last_attached_to_ioa_vpd);
  1473. ipr_err("Additional IOA Data: %08X %08X %08X\n",
  1474. be32_to_cpu(error->ioa_data[0]),
  1475. be32_to_cpu(error->ioa_data[1]),
  1476. be32_to_cpu(error->ioa_data[2]));
  1477. }
  1478. /**
  1479. * ipr_log_cache_error - Log a cache error.
  1480. * @ioa_cfg: ioa config struct
  1481. * @hostrcb: hostrcb struct
  1482. *
  1483. * Return value:
  1484. * none
  1485. **/
  1486. static void ipr_log_cache_error(struct ipr_ioa_cfg *ioa_cfg,
  1487. struct ipr_hostrcb *hostrcb)
  1488. {
  1489. struct ipr_hostrcb_type_02_error *error =
  1490. &hostrcb->hcam.u.error.u.type_02_error;
  1491. ipr_err("-----Current Configuration-----\n");
  1492. ipr_err("Cache Directory Card Information:\n");
  1493. ipr_log_vpd(&error->ioa_vpd);
  1494. ipr_err("Adapter Card Information:\n");
  1495. ipr_log_vpd(&error->cfc_vpd);
  1496. ipr_err("-----Expected Configuration-----\n");
  1497. ipr_err("Cache Directory Card Information:\n");
  1498. ipr_log_vpd(&error->ioa_last_attached_to_cfc_vpd);
  1499. ipr_err("Adapter Card Information:\n");
  1500. ipr_log_vpd(&error->cfc_last_attached_to_ioa_vpd);
  1501. ipr_err("Additional IOA Data: %08X %08X %08X\n",
  1502. be32_to_cpu(error->ioa_data[0]),
  1503. be32_to_cpu(error->ioa_data[1]),
  1504. be32_to_cpu(error->ioa_data[2]));
  1505. }
  1506. /**
  1507. * ipr_log_enhanced_config_error - Log a configuration error.
  1508. * @ioa_cfg: ioa config struct
  1509. * @hostrcb: hostrcb struct
  1510. *
  1511. * Return value:
  1512. * none
  1513. **/
  1514. static void ipr_log_enhanced_config_error(struct ipr_ioa_cfg *ioa_cfg,
  1515. struct ipr_hostrcb *hostrcb)
  1516. {
  1517. int errors_logged, i;
  1518. struct ipr_hostrcb_device_data_entry_enhanced *dev_entry;
  1519. struct ipr_hostrcb_type_13_error *error;
  1520. error = &hostrcb->hcam.u.error.u.type_13_error;
  1521. errors_logged = be32_to_cpu(error->errors_logged);
  1522. ipr_err("Device Errors Detected/Logged: %d/%d\n",
  1523. be32_to_cpu(error->errors_detected), errors_logged);
  1524. dev_entry = error->dev;
  1525. for (i = 0; i < errors_logged; i++, dev_entry++) {
  1526. ipr_err_separator;
  1527. ipr_phys_res_err(ioa_cfg, dev_entry->dev_res_addr, "Device %d", i + 1);
  1528. ipr_log_ext_vpd(&dev_entry->vpd);
  1529. ipr_err("-----New Device Information-----\n");
  1530. ipr_log_ext_vpd(&dev_entry->new_vpd);
  1531. ipr_err("Cache Directory Card Information:\n");
  1532. ipr_log_ext_vpd(&dev_entry->ioa_last_with_dev_vpd);
  1533. ipr_err("Adapter Card Information:\n");
  1534. ipr_log_ext_vpd(&dev_entry->cfc_last_with_dev_vpd);
  1535. }
  1536. }
  1537. /**
  1538. * ipr_log_sis64_config_error - Log a device error.
  1539. * @ioa_cfg: ioa config struct
  1540. * @hostrcb: hostrcb struct
  1541. *
  1542. * Return value:
  1543. * none
  1544. **/
  1545. static void ipr_log_sis64_config_error(struct ipr_ioa_cfg *ioa_cfg,
  1546. struct ipr_hostrcb *hostrcb)
  1547. {
  1548. int errors_logged, i;
  1549. struct ipr_hostrcb64_device_data_entry_enhanced *dev_entry;
  1550. struct ipr_hostrcb_type_23_error *error;
  1551. char buffer[IPR_MAX_RES_PATH_LENGTH];
  1552. error = &hostrcb->hcam.u.error64.u.type_23_error;
  1553. errors_logged = be32_to_cpu(error->errors_logged);
  1554. ipr_err("Device Errors Detected/Logged: %d/%d\n",
  1555. be32_to_cpu(error->errors_detected), errors_logged);
  1556. dev_entry = error->dev;
  1557. for (i = 0; i < errors_logged; i++, dev_entry++) {
  1558. ipr_err_separator;
  1559. ipr_err("Device %d : %s", i + 1,
  1560. __ipr_format_res_path(dev_entry->res_path,
  1561. buffer, sizeof(buffer)));
  1562. ipr_log_ext_vpd(&dev_entry->vpd);
  1563. ipr_err("-----New Device Information-----\n");
  1564. ipr_log_ext_vpd(&dev_entry->new_vpd);
  1565. ipr_err("Cache Directory Card Information:\n");
  1566. ipr_log_ext_vpd(&dev_entry->ioa_last_with_dev_vpd);
  1567. ipr_err("Adapter Card Information:\n");
  1568. ipr_log_ext_vpd(&dev_entry->cfc_last_with_dev_vpd);
  1569. }
  1570. }
  1571. /**
  1572. * ipr_log_config_error - Log a configuration error.
  1573. * @ioa_cfg: ioa config struct
  1574. * @hostrcb: hostrcb struct
  1575. *
  1576. * Return value:
  1577. * none
  1578. **/
  1579. static void ipr_log_config_error(struct ipr_ioa_cfg *ioa_cfg,
  1580. struct ipr_hostrcb *hostrcb)
  1581. {
  1582. int errors_logged, i;
  1583. struct ipr_hostrcb_device_data_entry *dev_entry;
  1584. struct ipr_hostrcb_type_03_error *error;
  1585. error = &hostrcb->hcam.u.error.u.type_03_error;
  1586. errors_logged = be32_to_cpu(error->errors_logged);
  1587. ipr_err("Device Errors Detected/Logged: %d/%d\n",
  1588. be32_to_cpu(error->errors_detected), errors_logged);
  1589. dev_entry = error->dev;
  1590. for (i = 0; i < errors_logged; i++, dev_entry++) {
  1591. ipr_err_separator;
  1592. ipr_phys_res_err(ioa_cfg, dev_entry->dev_res_addr, "Device %d", i + 1);
  1593. ipr_log_vpd(&dev_entry->vpd);
  1594. ipr_err("-----New Device Information-----\n");
  1595. ipr_log_vpd(&dev_entry->new_vpd);
  1596. ipr_err("Cache Directory Card Information:\n");
  1597. ipr_log_vpd(&dev_entry->ioa_last_with_dev_vpd);
  1598. ipr_err("Adapter Card Information:\n");
  1599. ipr_log_vpd(&dev_entry->cfc_last_with_dev_vpd);
  1600. ipr_err("Additional IOA Data: %08X %08X %08X %08X %08X\n",
  1601. be32_to_cpu(dev_entry->ioa_data[0]),
  1602. be32_to_cpu(dev_entry->ioa_data[1]),
  1603. be32_to_cpu(dev_entry->ioa_data[2]),
  1604. be32_to_cpu(dev_entry->ioa_data[3]),
  1605. be32_to_cpu(dev_entry->ioa_data[4]));
  1606. }
  1607. }
  1608. /**
  1609. * ipr_log_enhanced_array_error - Log an array configuration error.
  1610. * @ioa_cfg: ioa config struct
  1611. * @hostrcb: hostrcb struct
  1612. *
  1613. * Return value:
  1614. * none
  1615. **/
  1616. static void ipr_log_enhanced_array_error(struct ipr_ioa_cfg *ioa_cfg,
  1617. struct ipr_hostrcb *hostrcb)
  1618. {
  1619. int i, num_entries;
  1620. struct ipr_hostrcb_type_14_error *error;
  1621. struct ipr_hostrcb_array_data_entry_enhanced *array_entry;
  1622. const u8 zero_sn[IPR_SERIAL_NUM_LEN] = { [0 ... IPR_SERIAL_NUM_LEN-1] = '0' };
  1623. error = &hostrcb->hcam.u.error.u.type_14_error;
  1624. ipr_err_separator;
  1625. ipr_err("RAID %s Array Configuration: %d:%d:%d:%d\n",
  1626. error->protection_level,
  1627. ioa_cfg->host->host_no,
  1628. error->last_func_vset_res_addr.bus,
  1629. error->last_func_vset_res_addr.target,
  1630. error->last_func_vset_res_addr.lun);
  1631. ipr_err_separator;
  1632. array_entry = error->array_member;
  1633. num_entries = min_t(u32, be32_to_cpu(error->num_entries),
  1634. ARRAY_SIZE(error->array_member));
  1635. for (i = 0; i < num_entries; i++, array_entry++) {
  1636. if (!memcmp(array_entry->vpd.vpd.sn, zero_sn, IPR_SERIAL_NUM_LEN))
  1637. continue;
  1638. if (be32_to_cpu(error->exposed_mode_adn) == i)
  1639. ipr_err("Exposed Array Member %d:\n", i);
  1640. else
  1641. ipr_err("Array Member %d:\n", i);
  1642. ipr_log_ext_vpd(&array_entry->vpd);
  1643. ipr_phys_res_err(ioa_cfg, array_entry->dev_res_addr, "Current Location");
  1644. ipr_phys_res_err(ioa_cfg, array_entry->expected_dev_res_addr,
  1645. "Expected Location");
  1646. ipr_err_separator;
  1647. }
  1648. }
  1649. /**
  1650. * ipr_log_array_error - Log an array configuration error.
  1651. * @ioa_cfg: ioa config struct
  1652. * @hostrcb: hostrcb struct
  1653. *
  1654. * Return value:
  1655. * none
  1656. **/
  1657. static void ipr_log_array_error(struct ipr_ioa_cfg *ioa_cfg,
  1658. struct ipr_hostrcb *hostrcb)
  1659. {
  1660. int i;
  1661. struct ipr_hostrcb_type_04_error *error;
  1662. struct ipr_hostrcb_array_data_entry *array_entry;
  1663. const u8 zero_sn[IPR_SERIAL_NUM_LEN] = { [0 ... IPR_SERIAL_NUM_LEN-1] = '0' };
  1664. error = &hostrcb->hcam.u.error.u.type_04_error;
  1665. ipr_err_separator;
  1666. ipr_err("RAID %s Array Configuration: %d:%d:%d:%d\n",
  1667. error->protection_level,
  1668. ioa_cfg->host->host_no,
  1669. error->last_func_vset_res_addr.bus,
  1670. error->last_func_vset_res_addr.target,
  1671. error->last_func_vset_res_addr.lun);
  1672. ipr_err_separator;
  1673. array_entry = error->array_member;
  1674. for (i = 0; i < 18; i++) {
  1675. if (!memcmp(array_entry->vpd.sn, zero_sn, IPR_SERIAL_NUM_LEN))
  1676. continue;
  1677. if (be32_to_cpu(error->exposed_mode_adn) == i)
  1678. ipr_err("Exposed Array Member %d:\n", i);
  1679. else
  1680. ipr_err("Array Member %d:\n", i);
  1681. ipr_log_vpd(&array_entry->vpd);
  1682. ipr_phys_res_err(ioa_cfg, array_entry->dev_res_addr, "Current Location");
  1683. ipr_phys_res_err(ioa_cfg, array_entry->expected_dev_res_addr,
  1684. "Expected Location");
  1685. ipr_err_separator;
  1686. if (i == 9)
  1687. array_entry = error->array_member2;
  1688. else
  1689. array_entry++;
  1690. }
  1691. }
  1692. /**
  1693. * ipr_log_hex_data - Log additional hex IOA error data.
  1694. * @ioa_cfg: ioa config struct
  1695. * @data: IOA error data
  1696. * @len: data length
  1697. *
  1698. * Return value:
  1699. * none
  1700. **/
  1701. static void ipr_log_hex_data(struct ipr_ioa_cfg *ioa_cfg, u32 *data, int len)
  1702. {
  1703. int i;
  1704. if (len == 0)
  1705. return;
  1706. if (ioa_cfg->log_level <= IPR_DEFAULT_LOG_LEVEL)
  1707. len = min_t(int, len, IPR_DEFAULT_MAX_ERROR_DUMP);
  1708. for (i = 0; i < len / 4; i += 4) {
  1709. ipr_err("%08X: %08X %08X %08X %08X\n", i*4,
  1710. be32_to_cpu(data[i]),
  1711. be32_to_cpu(data[i+1]),
  1712. be32_to_cpu(data[i+2]),
  1713. be32_to_cpu(data[i+3]));
  1714. }
  1715. }
  1716. /**
  1717. * ipr_log_enhanced_dual_ioa_error - Log an enhanced dual adapter error.
  1718. * @ioa_cfg: ioa config struct
  1719. * @hostrcb: hostrcb struct
  1720. *
  1721. * Return value:
  1722. * none
  1723. **/
  1724. static void ipr_log_enhanced_dual_ioa_error(struct ipr_ioa_cfg *ioa_cfg,
  1725. struct ipr_hostrcb *hostrcb)
  1726. {
  1727. struct ipr_hostrcb_type_17_error *error;
  1728. if (ioa_cfg->sis64)
  1729. error = &hostrcb->hcam.u.error64.u.type_17_error;
  1730. else
  1731. error = &hostrcb->hcam.u.error.u.type_17_error;
  1732. error->failure_reason[sizeof(error->failure_reason) - 1] = '\0';
  1733. strim(error->failure_reason);
  1734. ipr_hcam_err(hostrcb, "%s [PRC: %08X]\n", error->failure_reason,
  1735. be32_to_cpu(hostrcb->hcam.u.error.prc));
  1736. ipr_log_ext_vpd_compact("Remote IOA", hostrcb, &error->vpd);
  1737. ipr_log_hex_data(ioa_cfg, error->data,
  1738. be32_to_cpu(hostrcb->hcam.length) -
  1739. (offsetof(struct ipr_hostrcb_error, u) +
  1740. offsetof(struct ipr_hostrcb_type_17_error, data)));
  1741. }
  1742. /**
  1743. * ipr_log_dual_ioa_error - Log a dual adapter error.
  1744. * @ioa_cfg: ioa config struct
  1745. * @hostrcb: hostrcb struct
  1746. *
  1747. * Return value:
  1748. * none
  1749. **/
  1750. static void ipr_log_dual_ioa_error(struct ipr_ioa_cfg *ioa_cfg,
  1751. struct ipr_hostrcb *hostrcb)
  1752. {
  1753. struct ipr_hostrcb_type_07_error *error;
  1754. error = &hostrcb->hcam.u.error.u.type_07_error;
  1755. error->failure_reason[sizeof(error->failure_reason) - 1] = '\0';
  1756. strim(error->failure_reason);
  1757. ipr_hcam_err(hostrcb, "%s [PRC: %08X]\n", error->failure_reason,
  1758. be32_to_cpu(hostrcb->hcam.u.error.prc));
  1759. ipr_log_vpd_compact("Remote IOA", hostrcb, &error->vpd);
  1760. ipr_log_hex_data(ioa_cfg, error->data,
  1761. be32_to_cpu(hostrcb->hcam.length) -
  1762. (offsetof(struct ipr_hostrcb_error, u) +
  1763. offsetof(struct ipr_hostrcb_type_07_error, data)));
  1764. }
  1765. static const struct {
  1766. u8 active;
  1767. char *desc;
  1768. } path_active_desc[] = {
  1769. { IPR_PATH_NO_INFO, "Path" },
  1770. { IPR_PATH_ACTIVE, "Active path" },
  1771. { IPR_PATH_NOT_ACTIVE, "Inactive path" }
  1772. };
  1773. static const struct {
  1774. u8 state;
  1775. char *desc;
  1776. } path_state_desc[] = {
  1777. { IPR_PATH_STATE_NO_INFO, "has no path state information available" },
  1778. { IPR_PATH_HEALTHY, "is healthy" },
  1779. { IPR_PATH_DEGRADED, "is degraded" },
  1780. { IPR_PATH_FAILED, "is failed" }
  1781. };
  1782. /**
  1783. * ipr_log_fabric_path - Log a fabric path error
  1784. * @hostrcb: hostrcb struct
  1785. * @fabric: fabric descriptor
  1786. *
  1787. * Return value:
  1788. * none
  1789. **/
  1790. static void ipr_log_fabric_path(struct ipr_hostrcb *hostrcb,
  1791. struct ipr_hostrcb_fabric_desc *fabric)
  1792. {
  1793. int i, j;
  1794. u8 path_state = fabric->path_state;
  1795. u8 active = path_state & IPR_PATH_ACTIVE_MASK;
  1796. u8 state = path_state & IPR_PATH_STATE_MASK;
  1797. for (i = 0; i < ARRAY_SIZE(path_active_desc); i++) {
  1798. if (path_active_desc[i].active != active)
  1799. continue;
  1800. for (j = 0; j < ARRAY_SIZE(path_state_desc); j++) {
  1801. if (path_state_desc[j].state != state)
  1802. continue;
  1803. if (fabric->cascaded_expander == 0xff && fabric->phy == 0xff) {
  1804. ipr_hcam_err(hostrcb, "%s %s: IOA Port=%d\n",
  1805. path_active_desc[i].desc, path_state_desc[j].desc,
  1806. fabric->ioa_port);
  1807. } else if (fabric->cascaded_expander == 0xff) {
  1808. ipr_hcam_err(hostrcb, "%s %s: IOA Port=%d, Phy=%d\n",
  1809. path_active_desc[i].desc, path_state_desc[j].desc,
  1810. fabric->ioa_port, fabric->phy);
  1811. } else if (fabric->phy == 0xff) {
  1812. ipr_hcam_err(hostrcb, "%s %s: IOA Port=%d, Cascade=%d\n",
  1813. path_active_desc[i].desc, path_state_desc[j].desc,
  1814. fabric->ioa_port, fabric->cascaded_expander);
  1815. } else {
  1816. ipr_hcam_err(hostrcb, "%s %s: IOA Port=%d, Cascade=%d, Phy=%d\n",
  1817. path_active_desc[i].desc, path_state_desc[j].desc,
  1818. fabric->ioa_port, fabric->cascaded_expander, fabric->phy);
  1819. }
  1820. return;
  1821. }
  1822. }
  1823. ipr_err("Path state=%02X IOA Port=%d Cascade=%d Phy=%d\n", path_state,
  1824. fabric->ioa_port, fabric->cascaded_expander, fabric->phy);
  1825. }
  1826. /**
  1827. * ipr_log64_fabric_path - Log a fabric path error
  1828. * @hostrcb: hostrcb struct
  1829. * @fabric: fabric descriptor
  1830. *
  1831. * Return value:
  1832. * none
  1833. **/
  1834. static void ipr_log64_fabric_path(struct ipr_hostrcb *hostrcb,
  1835. struct ipr_hostrcb64_fabric_desc *fabric)
  1836. {
  1837. int i, j;
  1838. u8 path_state = fabric->path_state;
  1839. u8 active = path_state & IPR_PATH_ACTIVE_MASK;
  1840. u8 state = path_state & IPR_PATH_STATE_MASK;
  1841. char buffer[IPR_MAX_RES_PATH_LENGTH];
  1842. for (i = 0; i < ARRAY_SIZE(path_active_desc); i++) {
  1843. if (path_active_desc[i].active != active)
  1844. continue;
  1845. for (j = 0; j < ARRAY_SIZE(path_state_desc); j++) {
  1846. if (path_state_desc[j].state != state)
  1847. continue;
  1848. ipr_hcam_err(hostrcb, "%s %s: Resource Path=%s\n",
  1849. path_active_desc[i].desc, path_state_desc[j].desc,
  1850. ipr_format_res_path(hostrcb->ioa_cfg,
  1851. fabric->res_path,
  1852. buffer, sizeof(buffer)));
  1853. return;
  1854. }
  1855. }
  1856. ipr_err("Path state=%02X Resource Path=%s\n", path_state,
  1857. ipr_format_res_path(hostrcb->ioa_cfg, fabric->res_path,
  1858. buffer, sizeof(buffer)));
  1859. }
  1860. static const struct {
  1861. u8 type;
  1862. char *desc;
  1863. } path_type_desc[] = {
  1864. { IPR_PATH_CFG_IOA_PORT, "IOA port" },
  1865. { IPR_PATH_CFG_EXP_PORT, "Expander port" },
  1866. { IPR_PATH_CFG_DEVICE_PORT, "Device port" },
  1867. { IPR_PATH_CFG_DEVICE_LUN, "Device LUN" }
  1868. };
  1869. static const struct {
  1870. u8 status;
  1871. char *desc;
  1872. } path_status_desc[] = {
  1873. { IPR_PATH_CFG_NO_PROB, "Functional" },
  1874. { IPR_PATH_CFG_DEGRADED, "Degraded" },
  1875. { IPR_PATH_CFG_FAILED, "Failed" },
  1876. { IPR_PATH_CFG_SUSPECT, "Suspect" },
  1877. { IPR_PATH_NOT_DETECTED, "Missing" },
  1878. { IPR_PATH_INCORRECT_CONN, "Incorrectly connected" }
  1879. };
  1880. static const char *link_rate[] = {
  1881. "unknown",
  1882. "disabled",
  1883. "phy reset problem",
  1884. "spinup hold",
  1885. "port selector",
  1886. "unknown",
  1887. "unknown",
  1888. "unknown",
  1889. "1.5Gbps",
  1890. "3.0Gbps",
  1891. "unknown",
  1892. "unknown",
  1893. "unknown",
  1894. "unknown",
  1895. "unknown",
  1896. "unknown"
  1897. };
  1898. /**
  1899. * ipr_log_path_elem - Log a fabric path element.
  1900. * @hostrcb: hostrcb struct
  1901. * @cfg: fabric path element struct
  1902. *
  1903. * Return value:
  1904. * none
  1905. **/
  1906. static void ipr_log_path_elem(struct ipr_hostrcb *hostrcb,
  1907. struct ipr_hostrcb_config_element *cfg)
  1908. {
  1909. int i, j;
  1910. u8 type = cfg->type_status & IPR_PATH_CFG_TYPE_MASK;
  1911. u8 status = cfg->type_status & IPR_PATH_CFG_STATUS_MASK;
  1912. if (type == IPR_PATH_CFG_NOT_EXIST)
  1913. return;
  1914. for (i = 0; i < ARRAY_SIZE(path_type_desc); i++) {
  1915. if (path_type_desc[i].type != type)
  1916. continue;
  1917. for (j = 0; j < ARRAY_SIZE(path_status_desc); j++) {
  1918. if (path_status_desc[j].status != status)
  1919. continue;
  1920. if (type == IPR_PATH_CFG_IOA_PORT) {
  1921. ipr_hcam_err(hostrcb, "%s %s: Phy=%d, Link rate=%s, WWN=%08X%08X\n",
  1922. path_status_desc[j].desc, path_type_desc[i].desc,
  1923. cfg->phy, link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1924. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1925. } else {
  1926. if (cfg->cascaded_expander == 0xff && cfg->phy == 0xff) {
  1927. ipr_hcam_err(hostrcb, "%s %s: Link rate=%s, WWN=%08X%08X\n",
  1928. path_status_desc[j].desc, path_type_desc[i].desc,
  1929. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1930. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1931. } else if (cfg->cascaded_expander == 0xff) {
  1932. ipr_hcam_err(hostrcb, "%s %s: Phy=%d, Link rate=%s, "
  1933. "WWN=%08X%08X\n", path_status_desc[j].desc,
  1934. path_type_desc[i].desc, cfg->phy,
  1935. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1936. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1937. } else if (cfg->phy == 0xff) {
  1938. ipr_hcam_err(hostrcb, "%s %s: Cascade=%d, Link rate=%s, "
  1939. "WWN=%08X%08X\n", path_status_desc[j].desc,
  1940. path_type_desc[i].desc, cfg->cascaded_expander,
  1941. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1942. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1943. } else {
  1944. ipr_hcam_err(hostrcb, "%s %s: Cascade=%d, Phy=%d, Link rate=%s "
  1945. "WWN=%08X%08X\n", path_status_desc[j].desc,
  1946. path_type_desc[i].desc, cfg->cascaded_expander, cfg->phy,
  1947. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1948. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1949. }
  1950. }
  1951. return;
  1952. }
  1953. }
  1954. ipr_hcam_err(hostrcb, "Path element=%02X: Cascade=%d Phy=%d Link rate=%s "
  1955. "WWN=%08X%08X\n", cfg->type_status, cfg->cascaded_expander, cfg->phy,
  1956. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1957. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1958. }
  1959. /**
  1960. * ipr_log64_path_elem - Log a fabric path element.
  1961. * @hostrcb: hostrcb struct
  1962. * @cfg: fabric path element struct
  1963. *
  1964. * Return value:
  1965. * none
  1966. **/
  1967. static void ipr_log64_path_elem(struct ipr_hostrcb *hostrcb,
  1968. struct ipr_hostrcb64_config_element *cfg)
  1969. {
  1970. int i, j;
  1971. u8 desc_id = cfg->descriptor_id & IPR_DESCRIPTOR_MASK;
  1972. u8 type = cfg->type_status & IPR_PATH_CFG_TYPE_MASK;
  1973. u8 status = cfg->type_status & IPR_PATH_CFG_STATUS_MASK;
  1974. char buffer[IPR_MAX_RES_PATH_LENGTH];
  1975. if (type == IPR_PATH_CFG_NOT_EXIST || desc_id != IPR_DESCRIPTOR_SIS64)
  1976. return;
  1977. for (i = 0; i < ARRAY_SIZE(path_type_desc); i++) {
  1978. if (path_type_desc[i].type != type)
  1979. continue;
  1980. for (j = 0; j < ARRAY_SIZE(path_status_desc); j++) {
  1981. if (path_status_desc[j].status != status)
  1982. continue;
  1983. ipr_hcam_err(hostrcb, "%s %s: Resource Path=%s, Link rate=%s, WWN=%08X%08X\n",
  1984. path_status_desc[j].desc, path_type_desc[i].desc,
  1985. ipr_format_res_path(hostrcb->ioa_cfg,
  1986. cfg->res_path, buffer, sizeof(buffer)),
  1987. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1988. be32_to_cpu(cfg->wwid[0]),
  1989. be32_to_cpu(cfg->wwid[1]));
  1990. return;
  1991. }
  1992. }
  1993. ipr_hcam_err(hostrcb, "Path element=%02X: Resource Path=%s, Link rate=%s "
  1994. "WWN=%08X%08X\n", cfg->type_status,
  1995. ipr_format_res_path(hostrcb->ioa_cfg,
  1996. cfg->res_path, buffer, sizeof(buffer)),
  1997. link_rate[cfg->link_rate & IPR_PHY_LINK_RATE_MASK],
  1998. be32_to_cpu(cfg->wwid[0]), be32_to_cpu(cfg->wwid[1]));
  1999. }
  2000. /**
  2001. * ipr_log_fabric_error - Log a fabric error.
  2002. * @ioa_cfg: ioa config struct
  2003. * @hostrcb: hostrcb struct
  2004. *
  2005. * Return value:
  2006. * none
  2007. **/
  2008. static void ipr_log_fabric_error(struct ipr_ioa_cfg *ioa_cfg,
  2009. struct ipr_hostrcb *hostrcb)
  2010. {
  2011. struct ipr_hostrcb_type_20_error *error;
  2012. struct ipr_hostrcb_fabric_desc *fabric;
  2013. struct ipr_hostrcb_config_element *cfg;
  2014. int i, add_len;
  2015. error = &hostrcb->hcam.u.error.u.type_20_error;
  2016. error->failure_reason[sizeof(error->failure_reason) - 1] = '\0';
  2017. ipr_hcam_err(hostrcb, "%s\n", error->failure_reason);
  2018. add_len = be32_to_cpu(hostrcb->hcam.length) -
  2019. (offsetof(struct ipr_hostrcb_error, u) +
  2020. offsetof(struct ipr_hostrcb_type_20_error, desc));
  2021. for (i = 0, fabric = error->desc; i < error->num_entries; i++) {
  2022. ipr_log_fabric_path(hostrcb, fabric);
  2023. for_each_fabric_cfg(fabric, cfg)
  2024. ipr_log_path_elem(hostrcb, cfg);
  2025. add_len -= be16_to_cpu(fabric->length);
  2026. fabric = (struct ipr_hostrcb_fabric_desc *)
  2027. ((unsigned long)fabric + be16_to_cpu(fabric->length));
  2028. }
  2029. ipr_log_hex_data(ioa_cfg, (u32 *)fabric, add_len);
  2030. }
  2031. /**
  2032. * ipr_log_sis64_array_error - Log a sis64 array error.
  2033. * @ioa_cfg: ioa config struct
  2034. * @hostrcb: hostrcb struct
  2035. *
  2036. * Return value:
  2037. * none
  2038. **/
  2039. static void ipr_log_sis64_array_error(struct ipr_ioa_cfg *ioa_cfg,
  2040. struct ipr_hostrcb *hostrcb)
  2041. {
  2042. int i, num_entries;
  2043. struct ipr_hostrcb_type_24_error *error;
  2044. struct ipr_hostrcb64_array_data_entry *array_entry;
  2045. char buffer[IPR_MAX_RES_PATH_LENGTH];
  2046. const u8 zero_sn[IPR_SERIAL_NUM_LEN] = { [0 ... IPR_SERIAL_NUM_LEN-1] = '0' };
  2047. error = &hostrcb->hcam.u.error64.u.type_24_error;
  2048. ipr_err_separator;
  2049. ipr_err("RAID %s Array Configuration: %s\n",
  2050. error->protection_level,
  2051. ipr_format_res_path(ioa_cfg, error->last_res_path,
  2052. buffer, sizeof(buffer)));
  2053. ipr_err_separator;
  2054. array_entry = error->array_member;
  2055. num_entries = min_t(u32, error->num_entries,
  2056. ARRAY_SIZE(error->array_member));
  2057. for (i = 0; i < num_entries; i++, array_entry++) {
  2058. if (!memcmp(array_entry->vpd.vpd.sn, zero_sn, IPR_SERIAL_NUM_LEN))
  2059. continue;
  2060. if (error->exposed_mode_adn == i)
  2061. ipr_err("Exposed Array Member %d:\n", i);
  2062. else
  2063. ipr_err("Array Member %d:\n", i);
  2064. ipr_err("Array Member %d:\n", i);
  2065. ipr_log_ext_vpd(&array_entry->vpd);
  2066. ipr_err("Current Location: %s\n",
  2067. ipr_format_res_path(ioa_cfg, array_entry->res_path,
  2068. buffer, sizeof(buffer)));
  2069. ipr_err("Expected Location: %s\n",
  2070. ipr_format_res_path(ioa_cfg,
  2071. array_entry->expected_res_path,
  2072. buffer, sizeof(buffer)));
  2073. ipr_err_separator;
  2074. }
  2075. }
  2076. /**
  2077. * ipr_log_sis64_fabric_error - Log a sis64 fabric error.
  2078. * @ioa_cfg: ioa config struct
  2079. * @hostrcb: hostrcb struct
  2080. *
  2081. * Return value:
  2082. * none
  2083. **/
  2084. static void ipr_log_sis64_fabric_error(struct ipr_ioa_cfg *ioa_cfg,
  2085. struct ipr_hostrcb *hostrcb)
  2086. {
  2087. struct ipr_hostrcb_type_30_error *error;
  2088. struct ipr_hostrcb64_fabric_desc *fabric;
  2089. struct ipr_hostrcb64_config_element *cfg;
  2090. int i, add_len;
  2091. error = &hostrcb->hcam.u.error64.u.type_30_error;
  2092. error->failure_reason[sizeof(error->failure_reason) - 1] = '\0';
  2093. ipr_hcam_err(hostrcb, "%s\n", error->failure_reason);
  2094. add_len = be32_to_cpu(hostrcb->hcam.length) -
  2095. (offsetof(struct ipr_hostrcb64_error, u) +
  2096. offsetof(struct ipr_hostrcb_type_30_error, desc));
  2097. for (i = 0, fabric = error->desc; i < error->num_entries; i++) {
  2098. ipr_log64_fabric_path(hostrcb, fabric);
  2099. for_each_fabric_cfg(fabric, cfg)
  2100. ipr_log64_path_elem(hostrcb, cfg);
  2101. add_len -= be16_to_cpu(fabric->length);
  2102. fabric = (struct ipr_hostrcb64_fabric_desc *)
  2103. ((unsigned long)fabric + be16_to_cpu(fabric->length));
  2104. }
  2105. ipr_log_hex_data(ioa_cfg, (u32 *)fabric, add_len);
  2106. }
  2107. /**
  2108. * ipr_log_generic_error - Log an adapter error.
  2109. * @ioa_cfg: ioa config struct
  2110. * @hostrcb: hostrcb struct
  2111. *
  2112. * Return value:
  2113. * none
  2114. **/
  2115. static void ipr_log_generic_error(struct ipr_ioa_cfg *ioa_cfg,
  2116. struct ipr_hostrcb *hostrcb)
  2117. {
  2118. ipr_log_hex_data(ioa_cfg, hostrcb->hcam.u.raw.data,
  2119. be32_to_cpu(hostrcb->hcam.length));
  2120. }
  2121. /**
  2122. * ipr_log_sis64_device_error - Log a cache error.
  2123. * @ioa_cfg: ioa config struct
  2124. * @hostrcb: hostrcb struct
  2125. *
  2126. * Return value:
  2127. * none
  2128. **/
  2129. static void ipr_log_sis64_device_error(struct ipr_ioa_cfg *ioa_cfg,
  2130. struct ipr_hostrcb *hostrcb)
  2131. {
  2132. struct ipr_hostrcb_type_21_error *error;
  2133. char buffer[IPR_MAX_RES_PATH_LENGTH];
  2134. error = &hostrcb->hcam.u.error64.u.type_21_error;
  2135. ipr_err("-----Failing Device Information-----\n");
  2136. ipr_err("World Wide Unique ID: %08X%08X%08X%08X\n",
  2137. be32_to_cpu(error->wwn[0]), be32_to_cpu(error->wwn[1]),
  2138. be32_to_cpu(error->wwn[2]), be32_to_cpu(error->wwn[3]));
  2139. ipr_err("Device Resource Path: %s\n",
  2140. __ipr_format_res_path(error->res_path,
  2141. buffer, sizeof(buffer)));
  2142. error->primary_problem_desc[sizeof(error->primary_problem_desc) - 1] = '\0';
  2143. error->second_problem_desc[sizeof(error->second_problem_desc) - 1] = '\0';
  2144. ipr_err("Primary Problem Description: %s\n", error->primary_problem_desc);
  2145. ipr_err("Secondary Problem Description: %s\n", error->second_problem_desc);
  2146. ipr_err("SCSI Sense Data:\n");
  2147. ipr_log_hex_data(ioa_cfg, error->sense_data, sizeof(error->sense_data));
  2148. ipr_err("SCSI Command Descriptor Block: \n");
  2149. ipr_log_hex_data(ioa_cfg, error->cdb, sizeof(error->cdb));
  2150. ipr_err("Additional IOA Data:\n");
  2151. ipr_log_hex_data(ioa_cfg, error->ioa_data, be32_to_cpu(error->length_of_error));
  2152. }
  2153. /**
  2154. * ipr_get_error - Find the specfied IOASC in the ipr_error_table.
  2155. * @ioasc: IOASC
  2156. *
  2157. * This function will return the index of into the ipr_error_table
  2158. * for the specified IOASC. If the IOASC is not in the table,
  2159. * 0 will be returned, which points to the entry used for unknown errors.
  2160. *
  2161. * Return value:
  2162. * index into the ipr_error_table
  2163. **/
  2164. static u32 ipr_get_error(u32 ioasc)
  2165. {
  2166. int i;
  2167. for (i = 0; i < ARRAY_SIZE(ipr_error_table); i++)
  2168. if (ipr_error_table[i].ioasc == (ioasc & IPR_IOASC_IOASC_MASK))
  2169. return i;
  2170. return 0;
  2171. }
  2172. /**
  2173. * ipr_handle_log_data - Log an adapter error.
  2174. * @ioa_cfg: ioa config struct
  2175. * @hostrcb: hostrcb struct
  2176. *
  2177. * This function logs an adapter error to the system.
  2178. *
  2179. * Return value:
  2180. * none
  2181. **/
  2182. static void ipr_handle_log_data(struct ipr_ioa_cfg *ioa_cfg,
  2183. struct ipr_hostrcb *hostrcb)
  2184. {
  2185. u32 ioasc;
  2186. int error_index;
  2187. struct ipr_hostrcb_type_21_error *error;
  2188. if (hostrcb->hcam.notify_type != IPR_HOST_RCB_NOTIF_TYPE_ERROR_LOG_ENTRY)
  2189. return;
  2190. if (hostrcb->hcam.notifications_lost == IPR_HOST_RCB_NOTIFICATIONS_LOST)
  2191. dev_err(&ioa_cfg->pdev->dev, "Error notifications lost\n");
  2192. if (ioa_cfg->sis64)
  2193. ioasc = be32_to_cpu(hostrcb->hcam.u.error64.fd_ioasc);
  2194. else
  2195. ioasc = be32_to_cpu(hostrcb->hcam.u.error.fd_ioasc);
  2196. if (!ioa_cfg->sis64 && (ioasc == IPR_IOASC_BUS_WAS_RESET ||
  2197. ioasc == IPR_IOASC_BUS_WAS_RESET_BY_OTHER)) {
  2198. /* Tell the midlayer we had a bus reset so it will handle the UA properly */
  2199. scsi_report_bus_reset(ioa_cfg->host,
  2200. hostrcb->hcam.u.error.fd_res_addr.bus);
  2201. }
  2202. error_index = ipr_get_error(ioasc);
  2203. if (!ipr_error_table[error_index].log_hcam)
  2204. return;
  2205. if (ioasc == IPR_IOASC_HW_CMD_FAILED &&
  2206. hostrcb->hcam.overlay_id == IPR_HOST_RCB_OVERLAY_ID_21) {
  2207. error = &hostrcb->hcam.u.error64.u.type_21_error;
  2208. if (((be32_to_cpu(error->sense_data[0]) & 0x0000ff00) >> 8) == ILLEGAL_REQUEST &&
  2209. ioa_cfg->log_level <= IPR_DEFAULT_LOG_LEVEL)
  2210. return;
  2211. }
  2212. ipr_hcam_err(hostrcb, "%s\n", ipr_error_table[error_index].error);
  2213. /* Set indication we have logged an error */
  2214. ioa_cfg->errors_logged++;
  2215. if (ioa_cfg->log_level < ipr_error_table[error_index].log_hcam)
  2216. return;
  2217. if (be32_to_cpu(hostrcb->hcam.length) > sizeof(hostrcb->hcam.u.raw))
  2218. hostrcb->hcam.length = cpu_to_be32(sizeof(hostrcb->hcam.u.raw));
  2219. switch (hostrcb->hcam.overlay_id) {
  2220. case IPR_HOST_RCB_OVERLAY_ID_2:
  2221. ipr_log_cache_error(ioa_cfg, hostrcb);
  2222. break;
  2223. case IPR_HOST_RCB_OVERLAY_ID_3:
  2224. ipr_log_config_error(ioa_cfg, hostrcb);
  2225. break;
  2226. case IPR_HOST_RCB_OVERLAY_ID_4:
  2227. case IPR_HOST_RCB_OVERLAY_ID_6:
  2228. ipr_log_array_error(ioa_cfg, hostrcb);
  2229. break;
  2230. case IPR_HOST_RCB_OVERLAY_ID_7:
  2231. ipr_log_dual_ioa_error(ioa_cfg, hostrcb);
  2232. break;
  2233. case IPR_HOST_RCB_OVERLAY_ID_12:
  2234. ipr_log_enhanced_cache_error(ioa_cfg, hostrcb);
  2235. break;
  2236. case IPR_HOST_RCB_OVERLAY_ID_13:
  2237. ipr_log_enhanced_config_error(ioa_cfg, hostrcb);
  2238. break;
  2239. case IPR_HOST_RCB_OVERLAY_ID_14:
  2240. case IPR_HOST_RCB_OVERLAY_ID_16:
  2241. ipr_log_enhanced_array_error(ioa_cfg, hostrcb);
  2242. break;
  2243. case IPR_HOST_RCB_OVERLAY_ID_17:
  2244. ipr_log_enhanced_dual_ioa_error(ioa_cfg, hostrcb);
  2245. break;
  2246. case IPR_HOST_RCB_OVERLAY_ID_20:
  2247. ipr_log_fabric_error(ioa_cfg, hostrcb);
  2248. break;
  2249. case IPR_HOST_RCB_OVERLAY_ID_21:
  2250. ipr_log_sis64_device_error(ioa_cfg, hostrcb);
  2251. break;
  2252. case IPR_HOST_RCB_OVERLAY_ID_23:
  2253. ipr_log_sis64_config_error(ioa_cfg, hostrcb);
  2254. break;
  2255. case IPR_HOST_RCB_OVERLAY_ID_24:
  2256. case IPR_HOST_RCB_OVERLAY_ID_26:
  2257. ipr_log_sis64_array_error(ioa_cfg, hostrcb);
  2258. break;
  2259. case IPR_HOST_RCB_OVERLAY_ID_30:
  2260. ipr_log_sis64_fabric_error(ioa_cfg, hostrcb);
  2261. break;
  2262. case IPR_HOST_RCB_OVERLAY_ID_1:
  2263. case IPR_HOST_RCB_OVERLAY_ID_DEFAULT:
  2264. default:
  2265. ipr_log_generic_error(ioa_cfg, hostrcb);
  2266. break;
  2267. }
  2268. }
  2269. /**
  2270. * ipr_process_error - Op done function for an adapter error log.
  2271. * @ipr_cmd: ipr command struct
  2272. *
  2273. * This function is the op done function for an error log host
  2274. * controlled async from the adapter. It will log the error and
  2275. * send the HCAM back to the adapter.
  2276. *
  2277. * Return value:
  2278. * none
  2279. **/
  2280. static void ipr_process_error(struct ipr_cmnd *ipr_cmd)
  2281. {
  2282. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  2283. struct ipr_hostrcb *hostrcb = ipr_cmd->u.hostrcb;
  2284. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  2285. u32 fd_ioasc;
  2286. if (ioa_cfg->sis64)
  2287. fd_ioasc = be32_to_cpu(hostrcb->hcam.u.error64.fd_ioasc);
  2288. else
  2289. fd_ioasc = be32_to_cpu(hostrcb->hcam.u.error.fd_ioasc);
  2290. list_del(&hostrcb->queue);
  2291. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  2292. if (!ioasc) {
  2293. ipr_handle_log_data(ioa_cfg, hostrcb);
  2294. if (fd_ioasc == IPR_IOASC_NR_IOA_RESET_REQUIRED)
  2295. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_ABBREV);
  2296. } else if (ioasc != IPR_IOASC_IOA_WAS_RESET) {
  2297. dev_err(&ioa_cfg->pdev->dev,
  2298. "Host RCB failed with IOASC: 0x%08X\n", ioasc);
  2299. }
  2300. ipr_send_hcam(ioa_cfg, IPR_HCAM_CDB_OP_CODE_LOG_DATA, hostrcb);
  2301. }
  2302. /**
  2303. * ipr_timeout - An internally generated op has timed out.
  2304. * @ipr_cmd: ipr command struct
  2305. *
  2306. * This function blocks host requests and initiates an
  2307. * adapter reset.
  2308. *
  2309. * Return value:
  2310. * none
  2311. **/
  2312. static void ipr_timeout(struct ipr_cmnd *ipr_cmd)
  2313. {
  2314. unsigned long lock_flags = 0;
  2315. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  2316. ENTER;
  2317. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2318. ioa_cfg->errors_logged++;
  2319. dev_err(&ioa_cfg->pdev->dev,
  2320. "Adapter being reset due to command timeout.\n");
  2321. if (WAIT_FOR_DUMP == ioa_cfg->sdt_state)
  2322. ioa_cfg->sdt_state = GET_DUMP;
  2323. if (!ioa_cfg->in_reset_reload || ioa_cfg->reset_cmd == ipr_cmd)
  2324. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  2325. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2326. LEAVE;
  2327. }
  2328. /**
  2329. * ipr_oper_timeout - Adapter timed out transitioning to operational
  2330. * @ipr_cmd: ipr command struct
  2331. *
  2332. * This function blocks host requests and initiates an
  2333. * adapter reset.
  2334. *
  2335. * Return value:
  2336. * none
  2337. **/
  2338. static void ipr_oper_timeout(struct ipr_cmnd *ipr_cmd)
  2339. {
  2340. unsigned long lock_flags = 0;
  2341. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  2342. ENTER;
  2343. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2344. ioa_cfg->errors_logged++;
  2345. dev_err(&ioa_cfg->pdev->dev,
  2346. "Adapter timed out transitioning to operational.\n");
  2347. if (WAIT_FOR_DUMP == ioa_cfg->sdt_state)
  2348. ioa_cfg->sdt_state = GET_DUMP;
  2349. if (!ioa_cfg->in_reset_reload || ioa_cfg->reset_cmd == ipr_cmd) {
  2350. if (ipr_fastfail)
  2351. ioa_cfg->reset_retries += IPR_NUM_RESET_RELOAD_RETRIES;
  2352. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  2353. }
  2354. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2355. LEAVE;
  2356. }
  2357. /**
  2358. * ipr_find_ses_entry - Find matching SES in SES table
  2359. * @res: resource entry struct of SES
  2360. *
  2361. * Return value:
  2362. * pointer to SES table entry / NULL on failure
  2363. **/
  2364. static const struct ipr_ses_table_entry *
  2365. ipr_find_ses_entry(struct ipr_resource_entry *res)
  2366. {
  2367. int i, j, matches;
  2368. struct ipr_std_inq_vpids *vpids;
  2369. const struct ipr_ses_table_entry *ste = ipr_ses_table;
  2370. for (i = 0; i < ARRAY_SIZE(ipr_ses_table); i++, ste++) {
  2371. for (j = 0, matches = 0; j < IPR_PROD_ID_LEN; j++) {
  2372. if (ste->compare_product_id_byte[j] == 'X') {
  2373. vpids = &res->std_inq_data.vpids;
  2374. if (vpids->product_id[j] == ste->product_id[j])
  2375. matches++;
  2376. else
  2377. break;
  2378. } else
  2379. matches++;
  2380. }
  2381. if (matches == IPR_PROD_ID_LEN)
  2382. return ste;
  2383. }
  2384. return NULL;
  2385. }
  2386. /**
  2387. * ipr_get_max_scsi_speed - Determine max SCSI speed for a given bus
  2388. * @ioa_cfg: ioa config struct
  2389. * @bus: SCSI bus
  2390. * @bus_width: bus width
  2391. *
  2392. * Return value:
  2393. * SCSI bus speed in units of 100KHz, 1600 is 160 MHz
  2394. * For a 2-byte wide SCSI bus, the maximum transfer speed is
  2395. * twice the maximum transfer rate (e.g. for a wide enabled bus,
  2396. * max 160MHz = max 320MB/sec).
  2397. **/
  2398. static u32 ipr_get_max_scsi_speed(struct ipr_ioa_cfg *ioa_cfg, u8 bus, u8 bus_width)
  2399. {
  2400. struct ipr_resource_entry *res;
  2401. const struct ipr_ses_table_entry *ste;
  2402. u32 max_xfer_rate = IPR_MAX_SCSI_RATE(bus_width);
  2403. /* Loop through each config table entry in the config table buffer */
  2404. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  2405. if (!(IPR_IS_SES_DEVICE(res->std_inq_data)))
  2406. continue;
  2407. if (bus != res->bus)
  2408. continue;
  2409. if (!(ste = ipr_find_ses_entry(res)))
  2410. continue;
  2411. max_xfer_rate = (ste->max_bus_speed_limit * 10) / (bus_width / 8);
  2412. }
  2413. return max_xfer_rate;
  2414. }
  2415. /**
  2416. * ipr_wait_iodbg_ack - Wait for an IODEBUG ACK from the IOA
  2417. * @ioa_cfg: ioa config struct
  2418. * @max_delay: max delay in micro-seconds to wait
  2419. *
  2420. * Waits for an IODEBUG ACK from the IOA, doing busy looping.
  2421. *
  2422. * Return value:
  2423. * 0 on success / other on failure
  2424. **/
  2425. static int ipr_wait_iodbg_ack(struct ipr_ioa_cfg *ioa_cfg, int max_delay)
  2426. {
  2427. volatile u32 pcii_reg;
  2428. int delay = 1;
  2429. /* Read interrupt reg until IOA signals IO Debug Acknowledge */
  2430. while (delay < max_delay) {
  2431. pcii_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  2432. if (pcii_reg & IPR_PCII_IO_DEBUG_ACKNOWLEDGE)
  2433. return 0;
  2434. /* udelay cannot be used if delay is more than a few milliseconds */
  2435. if ((delay / 1000) > MAX_UDELAY_MS)
  2436. mdelay(delay / 1000);
  2437. else
  2438. udelay(delay);
  2439. delay += delay;
  2440. }
  2441. return -EIO;
  2442. }
  2443. /**
  2444. * ipr_get_sis64_dump_data_section - Dump IOA memory
  2445. * @ioa_cfg: ioa config struct
  2446. * @start_addr: adapter address to dump
  2447. * @dest: destination kernel buffer
  2448. * @length_in_words: length to dump in 4 byte words
  2449. *
  2450. * Return value:
  2451. * 0 on success
  2452. **/
  2453. static int ipr_get_sis64_dump_data_section(struct ipr_ioa_cfg *ioa_cfg,
  2454. u32 start_addr,
  2455. __be32 *dest, u32 length_in_words)
  2456. {
  2457. int i;
  2458. for (i = 0; i < length_in_words; i++) {
  2459. writel(start_addr+(i*4), ioa_cfg->regs.dump_addr_reg);
  2460. *dest = cpu_to_be32(readl(ioa_cfg->regs.dump_data_reg));
  2461. dest++;
  2462. }
  2463. return 0;
  2464. }
  2465. /**
  2466. * ipr_get_ldump_data_section - Dump IOA memory
  2467. * @ioa_cfg: ioa config struct
  2468. * @start_addr: adapter address to dump
  2469. * @dest: destination kernel buffer
  2470. * @length_in_words: length to dump in 4 byte words
  2471. *
  2472. * Return value:
  2473. * 0 on success / -EIO on failure
  2474. **/
  2475. static int ipr_get_ldump_data_section(struct ipr_ioa_cfg *ioa_cfg,
  2476. u32 start_addr,
  2477. __be32 *dest, u32 length_in_words)
  2478. {
  2479. volatile u32 temp_pcii_reg;
  2480. int i, delay = 0;
  2481. if (ioa_cfg->sis64)
  2482. return ipr_get_sis64_dump_data_section(ioa_cfg, start_addr,
  2483. dest, length_in_words);
  2484. /* Write IOA interrupt reg starting LDUMP state */
  2485. writel((IPR_UPROCI_RESET_ALERT | IPR_UPROCI_IO_DEBUG_ALERT),
  2486. ioa_cfg->regs.set_uproc_interrupt_reg32);
  2487. /* Wait for IO debug acknowledge */
  2488. if (ipr_wait_iodbg_ack(ioa_cfg,
  2489. IPR_LDUMP_MAX_LONG_ACK_DELAY_IN_USEC)) {
  2490. dev_err(&ioa_cfg->pdev->dev,
  2491. "IOA dump long data transfer timeout\n");
  2492. return -EIO;
  2493. }
  2494. /* Signal LDUMP interlocked - clear IO debug ack */
  2495. writel(IPR_PCII_IO_DEBUG_ACKNOWLEDGE,
  2496. ioa_cfg->regs.clr_interrupt_reg);
  2497. /* Write Mailbox with starting address */
  2498. writel(start_addr, ioa_cfg->ioa_mailbox);
  2499. /* Signal address valid - clear IOA Reset alert */
  2500. writel(IPR_UPROCI_RESET_ALERT,
  2501. ioa_cfg->regs.clr_uproc_interrupt_reg32);
  2502. for (i = 0; i < length_in_words; i++) {
  2503. /* Wait for IO debug acknowledge */
  2504. if (ipr_wait_iodbg_ack(ioa_cfg,
  2505. IPR_LDUMP_MAX_SHORT_ACK_DELAY_IN_USEC)) {
  2506. dev_err(&ioa_cfg->pdev->dev,
  2507. "IOA dump short data transfer timeout\n");
  2508. return -EIO;
  2509. }
  2510. /* Read data from mailbox and increment destination pointer */
  2511. *dest = cpu_to_be32(readl(ioa_cfg->ioa_mailbox));
  2512. dest++;
  2513. /* For all but the last word of data, signal data received */
  2514. if (i < (length_in_words - 1)) {
  2515. /* Signal dump data received - Clear IO debug Ack */
  2516. writel(IPR_PCII_IO_DEBUG_ACKNOWLEDGE,
  2517. ioa_cfg->regs.clr_interrupt_reg);
  2518. }
  2519. }
  2520. /* Signal end of block transfer. Set reset alert then clear IO debug ack */
  2521. writel(IPR_UPROCI_RESET_ALERT,
  2522. ioa_cfg->regs.set_uproc_interrupt_reg32);
  2523. writel(IPR_UPROCI_IO_DEBUG_ALERT,
  2524. ioa_cfg->regs.clr_uproc_interrupt_reg32);
  2525. /* Signal dump data received - Clear IO debug Ack */
  2526. writel(IPR_PCII_IO_DEBUG_ACKNOWLEDGE,
  2527. ioa_cfg->regs.clr_interrupt_reg);
  2528. /* Wait for IOA to signal LDUMP exit - IOA reset alert will be cleared */
  2529. while (delay < IPR_LDUMP_MAX_SHORT_ACK_DELAY_IN_USEC) {
  2530. temp_pcii_reg =
  2531. readl(ioa_cfg->regs.sense_uproc_interrupt_reg32);
  2532. if (!(temp_pcii_reg & IPR_UPROCI_RESET_ALERT))
  2533. return 0;
  2534. udelay(10);
  2535. delay += 10;
  2536. }
  2537. return 0;
  2538. }
  2539. #ifdef CONFIG_SCSI_IPR_DUMP
  2540. /**
  2541. * ipr_sdt_copy - Copy Smart Dump Table to kernel buffer
  2542. * @ioa_cfg: ioa config struct
  2543. * @pci_address: adapter address
  2544. * @length: length of data to copy
  2545. *
  2546. * Copy data from PCI adapter to kernel buffer.
  2547. * Note: length MUST be a 4 byte multiple
  2548. * Return value:
  2549. * 0 on success / other on failure
  2550. **/
  2551. static int ipr_sdt_copy(struct ipr_ioa_cfg *ioa_cfg,
  2552. unsigned long pci_address, u32 length)
  2553. {
  2554. int bytes_copied = 0;
  2555. int cur_len, rc, rem_len, rem_page_len, max_dump_size;
  2556. __be32 *page;
  2557. unsigned long lock_flags = 0;
  2558. struct ipr_ioa_dump *ioa_dump = &ioa_cfg->dump->ioa_dump;
  2559. if (ioa_cfg->sis64)
  2560. max_dump_size = IPR_FMT3_MAX_IOA_DUMP_SIZE;
  2561. else
  2562. max_dump_size = IPR_FMT2_MAX_IOA_DUMP_SIZE;
  2563. while (bytes_copied < length &&
  2564. (ioa_dump->hdr.len + bytes_copied) < max_dump_size) {
  2565. if (ioa_dump->page_offset >= PAGE_SIZE ||
  2566. ioa_dump->page_offset == 0) {
  2567. page = (__be32 *)__get_free_page(GFP_ATOMIC);
  2568. if (!page) {
  2569. ipr_trace;
  2570. return bytes_copied;
  2571. }
  2572. ioa_dump->page_offset = 0;
  2573. ioa_dump->ioa_data[ioa_dump->next_page_index] = page;
  2574. ioa_dump->next_page_index++;
  2575. } else
  2576. page = ioa_dump->ioa_data[ioa_dump->next_page_index - 1];
  2577. rem_len = length - bytes_copied;
  2578. rem_page_len = PAGE_SIZE - ioa_dump->page_offset;
  2579. cur_len = min(rem_len, rem_page_len);
  2580. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2581. if (ioa_cfg->sdt_state == ABORT_DUMP) {
  2582. rc = -EIO;
  2583. } else {
  2584. rc = ipr_get_ldump_data_section(ioa_cfg,
  2585. pci_address + bytes_copied,
  2586. &page[ioa_dump->page_offset / 4],
  2587. (cur_len / sizeof(u32)));
  2588. }
  2589. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2590. if (!rc) {
  2591. ioa_dump->page_offset += cur_len;
  2592. bytes_copied += cur_len;
  2593. } else {
  2594. ipr_trace;
  2595. break;
  2596. }
  2597. schedule();
  2598. }
  2599. return bytes_copied;
  2600. }
  2601. /**
  2602. * ipr_init_dump_entry_hdr - Initialize a dump entry header.
  2603. * @hdr: dump entry header struct
  2604. *
  2605. * Return value:
  2606. * nothing
  2607. **/
  2608. static void ipr_init_dump_entry_hdr(struct ipr_dump_entry_header *hdr)
  2609. {
  2610. hdr->eye_catcher = IPR_DUMP_EYE_CATCHER;
  2611. hdr->num_elems = 1;
  2612. hdr->offset = sizeof(*hdr);
  2613. hdr->status = IPR_DUMP_STATUS_SUCCESS;
  2614. }
  2615. /**
  2616. * ipr_dump_ioa_type_data - Fill in the adapter type in the dump.
  2617. * @ioa_cfg: ioa config struct
  2618. * @driver_dump: driver dump struct
  2619. *
  2620. * Return value:
  2621. * nothing
  2622. **/
  2623. static void ipr_dump_ioa_type_data(struct ipr_ioa_cfg *ioa_cfg,
  2624. struct ipr_driver_dump *driver_dump)
  2625. {
  2626. struct ipr_inquiry_page3 *ucode_vpd = &ioa_cfg->vpd_cbs->page3_data;
  2627. ipr_init_dump_entry_hdr(&driver_dump->ioa_type_entry.hdr);
  2628. driver_dump->ioa_type_entry.hdr.len =
  2629. sizeof(struct ipr_dump_ioa_type_entry) -
  2630. sizeof(struct ipr_dump_entry_header);
  2631. driver_dump->ioa_type_entry.hdr.data_type = IPR_DUMP_DATA_TYPE_BINARY;
  2632. driver_dump->ioa_type_entry.hdr.id = IPR_DUMP_DRIVER_TYPE_ID;
  2633. driver_dump->ioa_type_entry.type = ioa_cfg->type;
  2634. driver_dump->ioa_type_entry.fw_version = (ucode_vpd->major_release << 24) |
  2635. (ucode_vpd->card_type << 16) | (ucode_vpd->minor_release[0] << 8) |
  2636. ucode_vpd->minor_release[1];
  2637. driver_dump->hdr.num_entries++;
  2638. }
  2639. /**
  2640. * ipr_dump_version_data - Fill in the driver version in the dump.
  2641. * @ioa_cfg: ioa config struct
  2642. * @driver_dump: driver dump struct
  2643. *
  2644. * Return value:
  2645. * nothing
  2646. **/
  2647. static void ipr_dump_version_data(struct ipr_ioa_cfg *ioa_cfg,
  2648. struct ipr_driver_dump *driver_dump)
  2649. {
  2650. ipr_init_dump_entry_hdr(&driver_dump->version_entry.hdr);
  2651. driver_dump->version_entry.hdr.len =
  2652. sizeof(struct ipr_dump_version_entry) -
  2653. sizeof(struct ipr_dump_entry_header);
  2654. driver_dump->version_entry.hdr.data_type = IPR_DUMP_DATA_TYPE_ASCII;
  2655. driver_dump->version_entry.hdr.id = IPR_DUMP_DRIVER_VERSION_ID;
  2656. strcpy(driver_dump->version_entry.version, IPR_DRIVER_VERSION);
  2657. driver_dump->hdr.num_entries++;
  2658. }
  2659. /**
  2660. * ipr_dump_trace_data - Fill in the IOA trace in the dump.
  2661. * @ioa_cfg: ioa config struct
  2662. * @driver_dump: driver dump struct
  2663. *
  2664. * Return value:
  2665. * nothing
  2666. **/
  2667. static void ipr_dump_trace_data(struct ipr_ioa_cfg *ioa_cfg,
  2668. struct ipr_driver_dump *driver_dump)
  2669. {
  2670. ipr_init_dump_entry_hdr(&driver_dump->trace_entry.hdr);
  2671. driver_dump->trace_entry.hdr.len =
  2672. sizeof(struct ipr_dump_trace_entry) -
  2673. sizeof(struct ipr_dump_entry_header);
  2674. driver_dump->trace_entry.hdr.data_type = IPR_DUMP_DATA_TYPE_BINARY;
  2675. driver_dump->trace_entry.hdr.id = IPR_DUMP_TRACE_ID;
  2676. memcpy(driver_dump->trace_entry.trace, ioa_cfg->trace, IPR_TRACE_SIZE);
  2677. driver_dump->hdr.num_entries++;
  2678. }
  2679. /**
  2680. * ipr_dump_location_data - Fill in the IOA location in the dump.
  2681. * @ioa_cfg: ioa config struct
  2682. * @driver_dump: driver dump struct
  2683. *
  2684. * Return value:
  2685. * nothing
  2686. **/
  2687. static void ipr_dump_location_data(struct ipr_ioa_cfg *ioa_cfg,
  2688. struct ipr_driver_dump *driver_dump)
  2689. {
  2690. ipr_init_dump_entry_hdr(&driver_dump->location_entry.hdr);
  2691. driver_dump->location_entry.hdr.len =
  2692. sizeof(struct ipr_dump_location_entry) -
  2693. sizeof(struct ipr_dump_entry_header);
  2694. driver_dump->location_entry.hdr.data_type = IPR_DUMP_DATA_TYPE_ASCII;
  2695. driver_dump->location_entry.hdr.id = IPR_DUMP_LOCATION_ID;
  2696. strcpy(driver_dump->location_entry.location, dev_name(&ioa_cfg->pdev->dev));
  2697. driver_dump->hdr.num_entries++;
  2698. }
  2699. /**
  2700. * ipr_get_ioa_dump - Perform a dump of the driver and adapter.
  2701. * @ioa_cfg: ioa config struct
  2702. * @dump: dump struct
  2703. *
  2704. * Return value:
  2705. * nothing
  2706. **/
  2707. static void ipr_get_ioa_dump(struct ipr_ioa_cfg *ioa_cfg, struct ipr_dump *dump)
  2708. {
  2709. unsigned long start_addr, sdt_word;
  2710. unsigned long lock_flags = 0;
  2711. struct ipr_driver_dump *driver_dump = &dump->driver_dump;
  2712. struct ipr_ioa_dump *ioa_dump = &dump->ioa_dump;
  2713. u32 num_entries, max_num_entries, start_off, end_off;
  2714. u32 max_dump_size, bytes_to_copy, bytes_copied, rc;
  2715. struct ipr_sdt *sdt;
  2716. int valid = 1;
  2717. int i;
  2718. ENTER;
  2719. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2720. if (ioa_cfg->sdt_state != READ_DUMP) {
  2721. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2722. return;
  2723. }
  2724. if (ioa_cfg->sis64) {
  2725. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2726. ssleep(IPR_DUMP_DELAY_SECONDS);
  2727. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2728. }
  2729. start_addr = readl(ioa_cfg->ioa_mailbox);
  2730. if (!ioa_cfg->sis64 && !ipr_sdt_is_fmt2(start_addr)) {
  2731. dev_err(&ioa_cfg->pdev->dev,
  2732. "Invalid dump table format: %lx\n", start_addr);
  2733. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2734. return;
  2735. }
  2736. dev_err(&ioa_cfg->pdev->dev, "Dump of IOA initiated\n");
  2737. driver_dump->hdr.eye_catcher = IPR_DUMP_EYE_CATCHER;
  2738. /* Initialize the overall dump header */
  2739. driver_dump->hdr.len = sizeof(struct ipr_driver_dump);
  2740. driver_dump->hdr.num_entries = 1;
  2741. driver_dump->hdr.first_entry_offset = sizeof(struct ipr_dump_header);
  2742. driver_dump->hdr.status = IPR_DUMP_STATUS_SUCCESS;
  2743. driver_dump->hdr.os = IPR_DUMP_OS_LINUX;
  2744. driver_dump->hdr.driver_name = IPR_DUMP_DRIVER_NAME;
  2745. ipr_dump_version_data(ioa_cfg, driver_dump);
  2746. ipr_dump_location_data(ioa_cfg, driver_dump);
  2747. ipr_dump_ioa_type_data(ioa_cfg, driver_dump);
  2748. ipr_dump_trace_data(ioa_cfg, driver_dump);
  2749. /* Update dump_header */
  2750. driver_dump->hdr.len += sizeof(struct ipr_dump_entry_header);
  2751. /* IOA Dump entry */
  2752. ipr_init_dump_entry_hdr(&ioa_dump->hdr);
  2753. ioa_dump->hdr.len = 0;
  2754. ioa_dump->hdr.data_type = IPR_DUMP_DATA_TYPE_BINARY;
  2755. ioa_dump->hdr.id = IPR_DUMP_IOA_DUMP_ID;
  2756. /* First entries in sdt are actually a list of dump addresses and
  2757. lengths to gather the real dump data. sdt represents the pointer
  2758. to the ioa generated dump table. Dump data will be extracted based
  2759. on entries in this table */
  2760. sdt = &ioa_dump->sdt;
  2761. if (ioa_cfg->sis64) {
  2762. max_num_entries = IPR_FMT3_NUM_SDT_ENTRIES;
  2763. max_dump_size = IPR_FMT3_MAX_IOA_DUMP_SIZE;
  2764. } else {
  2765. max_num_entries = IPR_FMT2_NUM_SDT_ENTRIES;
  2766. max_dump_size = IPR_FMT2_MAX_IOA_DUMP_SIZE;
  2767. }
  2768. bytes_to_copy = offsetof(struct ipr_sdt, entry) +
  2769. (max_num_entries * sizeof(struct ipr_sdt_entry));
  2770. rc = ipr_get_ldump_data_section(ioa_cfg, start_addr, (__be32 *)sdt,
  2771. bytes_to_copy / sizeof(__be32));
  2772. /* Smart Dump table is ready to use and the first entry is valid */
  2773. if (rc || ((be32_to_cpu(sdt->hdr.state) != IPR_FMT3_SDT_READY_TO_USE) &&
  2774. (be32_to_cpu(sdt->hdr.state) != IPR_FMT2_SDT_READY_TO_USE))) {
  2775. dev_err(&ioa_cfg->pdev->dev,
  2776. "Dump of IOA failed. Dump table not valid: %d, %X.\n",
  2777. rc, be32_to_cpu(sdt->hdr.state));
  2778. driver_dump->hdr.status = IPR_DUMP_STATUS_FAILED;
  2779. ioa_cfg->sdt_state = DUMP_OBTAINED;
  2780. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2781. return;
  2782. }
  2783. num_entries = be32_to_cpu(sdt->hdr.num_entries_used);
  2784. if (num_entries > max_num_entries)
  2785. num_entries = max_num_entries;
  2786. /* Update dump length to the actual data to be copied */
  2787. dump->driver_dump.hdr.len += sizeof(struct ipr_sdt_header);
  2788. if (ioa_cfg->sis64)
  2789. dump->driver_dump.hdr.len += num_entries * sizeof(struct ipr_sdt_entry);
  2790. else
  2791. dump->driver_dump.hdr.len += max_num_entries * sizeof(struct ipr_sdt_entry);
  2792. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2793. for (i = 0; i < num_entries; i++) {
  2794. if (ioa_dump->hdr.len > max_dump_size) {
  2795. driver_dump->hdr.status = IPR_DUMP_STATUS_QUAL_SUCCESS;
  2796. break;
  2797. }
  2798. if (sdt->entry[i].flags & IPR_SDT_VALID_ENTRY) {
  2799. sdt_word = be32_to_cpu(sdt->entry[i].start_token);
  2800. if (ioa_cfg->sis64)
  2801. bytes_to_copy = be32_to_cpu(sdt->entry[i].end_token);
  2802. else {
  2803. start_off = sdt_word & IPR_FMT2_MBX_ADDR_MASK;
  2804. end_off = be32_to_cpu(sdt->entry[i].end_token);
  2805. if (ipr_sdt_is_fmt2(sdt_word) && sdt_word)
  2806. bytes_to_copy = end_off - start_off;
  2807. else
  2808. valid = 0;
  2809. }
  2810. if (valid) {
  2811. if (bytes_to_copy > max_dump_size) {
  2812. sdt->entry[i].flags &= ~IPR_SDT_VALID_ENTRY;
  2813. continue;
  2814. }
  2815. /* Copy data from adapter to driver buffers */
  2816. bytes_copied = ipr_sdt_copy(ioa_cfg, sdt_word,
  2817. bytes_to_copy);
  2818. ioa_dump->hdr.len += bytes_copied;
  2819. if (bytes_copied != bytes_to_copy) {
  2820. driver_dump->hdr.status = IPR_DUMP_STATUS_QUAL_SUCCESS;
  2821. break;
  2822. }
  2823. }
  2824. }
  2825. }
  2826. dev_err(&ioa_cfg->pdev->dev, "Dump of IOA completed.\n");
  2827. /* Update dump_header */
  2828. driver_dump->hdr.len += ioa_dump->hdr.len;
  2829. wmb();
  2830. ioa_cfg->sdt_state = DUMP_OBTAINED;
  2831. LEAVE;
  2832. }
  2833. #else
  2834. #define ipr_get_ioa_dump(ioa_cfg, dump) do { } while (0)
  2835. #endif
  2836. /**
  2837. * ipr_release_dump - Free adapter dump memory
  2838. * @kref: kref struct
  2839. *
  2840. * Return value:
  2841. * nothing
  2842. **/
  2843. static void ipr_release_dump(struct kref *kref)
  2844. {
  2845. struct ipr_dump *dump = container_of(kref, struct ipr_dump, kref);
  2846. struct ipr_ioa_cfg *ioa_cfg = dump->ioa_cfg;
  2847. unsigned long lock_flags = 0;
  2848. int i;
  2849. ENTER;
  2850. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2851. ioa_cfg->dump = NULL;
  2852. ioa_cfg->sdt_state = INACTIVE;
  2853. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2854. for (i = 0; i < dump->ioa_dump.next_page_index; i++)
  2855. free_page((unsigned long) dump->ioa_dump.ioa_data[i]);
  2856. vfree(dump->ioa_dump.ioa_data);
  2857. kfree(dump);
  2858. LEAVE;
  2859. }
  2860. /**
  2861. * ipr_worker_thread - Worker thread
  2862. * @work: ioa config struct
  2863. *
  2864. * Called at task level from a work thread. This function takes care
  2865. * of adding and removing device from the mid-layer as configuration
  2866. * changes are detected by the adapter.
  2867. *
  2868. * Return value:
  2869. * nothing
  2870. **/
  2871. static void ipr_worker_thread(struct work_struct *work)
  2872. {
  2873. unsigned long lock_flags;
  2874. struct ipr_resource_entry *res;
  2875. struct scsi_device *sdev;
  2876. struct ipr_dump *dump;
  2877. struct ipr_ioa_cfg *ioa_cfg =
  2878. container_of(work, struct ipr_ioa_cfg, work_q);
  2879. u8 bus, target, lun;
  2880. int did_work;
  2881. ENTER;
  2882. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2883. if (ioa_cfg->sdt_state == READ_DUMP) {
  2884. dump = ioa_cfg->dump;
  2885. if (!dump) {
  2886. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2887. return;
  2888. }
  2889. kref_get(&dump->kref);
  2890. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2891. ipr_get_ioa_dump(ioa_cfg, dump);
  2892. kref_put(&dump->kref, ipr_release_dump);
  2893. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2894. if (ioa_cfg->sdt_state == DUMP_OBTAINED && !ioa_cfg->dump_timeout)
  2895. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  2896. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2897. return;
  2898. }
  2899. restart:
  2900. do {
  2901. did_work = 0;
  2902. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].allow_cmds ||
  2903. !ioa_cfg->allow_ml_add_del) {
  2904. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2905. return;
  2906. }
  2907. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  2908. if (res->del_from_ml && res->sdev) {
  2909. did_work = 1;
  2910. sdev = res->sdev;
  2911. if (!scsi_device_get(sdev)) {
  2912. if (!res->add_to_ml)
  2913. list_move_tail(&res->queue, &ioa_cfg->free_res_q);
  2914. else
  2915. res->del_from_ml = 0;
  2916. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2917. scsi_remove_device(sdev);
  2918. scsi_device_put(sdev);
  2919. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2920. }
  2921. break;
  2922. }
  2923. }
  2924. } while (did_work);
  2925. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  2926. if (res->add_to_ml) {
  2927. bus = res->bus;
  2928. target = res->target;
  2929. lun = res->lun;
  2930. res->add_to_ml = 0;
  2931. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2932. scsi_add_device(ioa_cfg->host, bus, target, lun);
  2933. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2934. goto restart;
  2935. }
  2936. }
  2937. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2938. kobject_uevent(&ioa_cfg->host->shost_dev.kobj, KOBJ_CHANGE);
  2939. LEAVE;
  2940. }
  2941. #ifdef CONFIG_SCSI_IPR_TRACE
  2942. /**
  2943. * ipr_read_trace - Dump the adapter trace
  2944. * @filp: open sysfs file
  2945. * @kobj: kobject struct
  2946. * @bin_attr: bin_attribute struct
  2947. * @buf: buffer
  2948. * @off: offset
  2949. * @count: buffer size
  2950. *
  2951. * Return value:
  2952. * number of bytes printed to buffer
  2953. **/
  2954. static ssize_t ipr_read_trace(struct file *filp, struct kobject *kobj,
  2955. struct bin_attribute *bin_attr,
  2956. char *buf, loff_t off, size_t count)
  2957. {
  2958. struct device *dev = container_of(kobj, struct device, kobj);
  2959. struct Scsi_Host *shost = class_to_shost(dev);
  2960. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  2961. unsigned long lock_flags = 0;
  2962. ssize_t ret;
  2963. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2964. ret = memory_read_from_buffer(buf, count, &off, ioa_cfg->trace,
  2965. IPR_TRACE_SIZE);
  2966. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  2967. return ret;
  2968. }
  2969. static struct bin_attribute ipr_trace_attr = {
  2970. .attr = {
  2971. .name = "trace",
  2972. .mode = S_IRUGO,
  2973. },
  2974. .size = 0,
  2975. .read = ipr_read_trace,
  2976. };
  2977. #endif
  2978. /**
  2979. * ipr_show_fw_version - Show the firmware version
  2980. * @dev: class device struct
  2981. * @buf: buffer
  2982. *
  2983. * Return value:
  2984. * number of bytes printed to buffer
  2985. **/
  2986. static ssize_t ipr_show_fw_version(struct device *dev,
  2987. struct device_attribute *attr, char *buf)
  2988. {
  2989. struct Scsi_Host *shost = class_to_shost(dev);
  2990. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  2991. struct ipr_inquiry_page3 *ucode_vpd = &ioa_cfg->vpd_cbs->page3_data;
  2992. unsigned long lock_flags = 0;
  2993. int len;
  2994. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  2995. len = snprintf(buf, PAGE_SIZE, "%02X%02X%02X%02X\n",
  2996. ucode_vpd->major_release, ucode_vpd->card_type,
  2997. ucode_vpd->minor_release[0],
  2998. ucode_vpd->minor_release[1]);
  2999. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3000. return len;
  3001. }
  3002. static struct device_attribute ipr_fw_version_attr = {
  3003. .attr = {
  3004. .name = "fw_version",
  3005. .mode = S_IRUGO,
  3006. },
  3007. .show = ipr_show_fw_version,
  3008. };
  3009. /**
  3010. * ipr_show_log_level - Show the adapter's error logging level
  3011. * @dev: class device struct
  3012. * @buf: buffer
  3013. *
  3014. * Return value:
  3015. * number of bytes printed to buffer
  3016. **/
  3017. static ssize_t ipr_show_log_level(struct device *dev,
  3018. struct device_attribute *attr, char *buf)
  3019. {
  3020. struct Scsi_Host *shost = class_to_shost(dev);
  3021. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3022. unsigned long lock_flags = 0;
  3023. int len;
  3024. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3025. len = snprintf(buf, PAGE_SIZE, "%d\n", ioa_cfg->log_level);
  3026. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3027. return len;
  3028. }
  3029. /**
  3030. * ipr_store_log_level - Change the adapter's error logging level
  3031. * @dev: class device struct
  3032. * @buf: buffer
  3033. *
  3034. * Return value:
  3035. * number of bytes printed to buffer
  3036. **/
  3037. static ssize_t ipr_store_log_level(struct device *dev,
  3038. struct device_attribute *attr,
  3039. const char *buf, size_t count)
  3040. {
  3041. struct Scsi_Host *shost = class_to_shost(dev);
  3042. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3043. unsigned long lock_flags = 0;
  3044. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3045. ioa_cfg->log_level = simple_strtoul(buf, NULL, 10);
  3046. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3047. return strlen(buf);
  3048. }
  3049. static struct device_attribute ipr_log_level_attr = {
  3050. .attr = {
  3051. .name = "log_level",
  3052. .mode = S_IRUGO | S_IWUSR,
  3053. },
  3054. .show = ipr_show_log_level,
  3055. .store = ipr_store_log_level
  3056. };
  3057. /**
  3058. * ipr_store_diagnostics - IOA Diagnostics interface
  3059. * @dev: device struct
  3060. * @buf: buffer
  3061. * @count: buffer size
  3062. *
  3063. * This function will reset the adapter and wait a reasonable
  3064. * amount of time for any errors that the adapter might log.
  3065. *
  3066. * Return value:
  3067. * count on success / other on failure
  3068. **/
  3069. static ssize_t ipr_store_diagnostics(struct device *dev,
  3070. struct device_attribute *attr,
  3071. const char *buf, size_t count)
  3072. {
  3073. struct Scsi_Host *shost = class_to_shost(dev);
  3074. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3075. unsigned long lock_flags = 0;
  3076. int rc = count;
  3077. if (!capable(CAP_SYS_ADMIN))
  3078. return -EACCES;
  3079. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3080. while (ioa_cfg->in_reset_reload) {
  3081. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3082. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3083. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3084. }
  3085. ioa_cfg->errors_logged = 0;
  3086. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NORMAL);
  3087. if (ioa_cfg->in_reset_reload) {
  3088. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3089. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3090. /* Wait for a second for any errors to be logged */
  3091. msleep(1000);
  3092. } else {
  3093. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3094. return -EIO;
  3095. }
  3096. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3097. if (ioa_cfg->in_reset_reload || ioa_cfg->errors_logged)
  3098. rc = -EIO;
  3099. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3100. return rc;
  3101. }
  3102. static struct device_attribute ipr_diagnostics_attr = {
  3103. .attr = {
  3104. .name = "run_diagnostics",
  3105. .mode = S_IWUSR,
  3106. },
  3107. .store = ipr_store_diagnostics
  3108. };
  3109. /**
  3110. * ipr_show_adapter_state - Show the adapter's state
  3111. * @class_dev: device struct
  3112. * @buf: buffer
  3113. *
  3114. * Return value:
  3115. * number of bytes printed to buffer
  3116. **/
  3117. static ssize_t ipr_show_adapter_state(struct device *dev,
  3118. struct device_attribute *attr, char *buf)
  3119. {
  3120. struct Scsi_Host *shost = class_to_shost(dev);
  3121. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3122. unsigned long lock_flags = 0;
  3123. int len;
  3124. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3125. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead)
  3126. len = snprintf(buf, PAGE_SIZE, "offline\n");
  3127. else
  3128. len = snprintf(buf, PAGE_SIZE, "online\n");
  3129. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3130. return len;
  3131. }
  3132. /**
  3133. * ipr_store_adapter_state - Change adapter state
  3134. * @dev: device struct
  3135. * @buf: buffer
  3136. * @count: buffer size
  3137. *
  3138. * This function will change the adapter's state.
  3139. *
  3140. * Return value:
  3141. * count on success / other on failure
  3142. **/
  3143. static ssize_t ipr_store_adapter_state(struct device *dev,
  3144. struct device_attribute *attr,
  3145. const char *buf, size_t count)
  3146. {
  3147. struct Scsi_Host *shost = class_to_shost(dev);
  3148. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3149. unsigned long lock_flags;
  3150. int result = count, i;
  3151. if (!capable(CAP_SYS_ADMIN))
  3152. return -EACCES;
  3153. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3154. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead &&
  3155. !strncmp(buf, "online", 6)) {
  3156. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  3157. spin_lock(&ioa_cfg->hrrq[i]._lock);
  3158. ioa_cfg->hrrq[i].ioa_is_dead = 0;
  3159. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  3160. }
  3161. wmb();
  3162. ioa_cfg->reset_retries = 0;
  3163. ioa_cfg->in_ioa_bringdown = 0;
  3164. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  3165. }
  3166. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3167. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3168. return result;
  3169. }
  3170. static struct device_attribute ipr_ioa_state_attr = {
  3171. .attr = {
  3172. .name = "online_state",
  3173. .mode = S_IRUGO | S_IWUSR,
  3174. },
  3175. .show = ipr_show_adapter_state,
  3176. .store = ipr_store_adapter_state
  3177. };
  3178. /**
  3179. * ipr_store_reset_adapter - Reset the adapter
  3180. * @dev: device struct
  3181. * @buf: buffer
  3182. * @count: buffer size
  3183. *
  3184. * This function will reset the adapter.
  3185. *
  3186. * Return value:
  3187. * count on success / other on failure
  3188. **/
  3189. static ssize_t ipr_store_reset_adapter(struct device *dev,
  3190. struct device_attribute *attr,
  3191. const char *buf, size_t count)
  3192. {
  3193. struct Scsi_Host *shost = class_to_shost(dev);
  3194. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3195. unsigned long lock_flags;
  3196. int result = count;
  3197. if (!capable(CAP_SYS_ADMIN))
  3198. return -EACCES;
  3199. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3200. if (!ioa_cfg->in_reset_reload)
  3201. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NORMAL);
  3202. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3203. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3204. return result;
  3205. }
  3206. static struct device_attribute ipr_ioa_reset_attr = {
  3207. .attr = {
  3208. .name = "reset_host",
  3209. .mode = S_IWUSR,
  3210. },
  3211. .store = ipr_store_reset_adapter
  3212. };
  3213. static int ipr_iopoll(struct blk_iopoll *iop, int budget);
  3214. /**
  3215. * ipr_show_iopoll_weight - Show ipr polling mode
  3216. * @dev: class device struct
  3217. * @buf: buffer
  3218. *
  3219. * Return value:
  3220. * number of bytes printed to buffer
  3221. **/
  3222. static ssize_t ipr_show_iopoll_weight(struct device *dev,
  3223. struct device_attribute *attr, char *buf)
  3224. {
  3225. struct Scsi_Host *shost = class_to_shost(dev);
  3226. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3227. unsigned long lock_flags = 0;
  3228. int len;
  3229. spin_lock_irqsave(shost->host_lock, lock_flags);
  3230. len = snprintf(buf, PAGE_SIZE, "%d\n", ioa_cfg->iopoll_weight);
  3231. spin_unlock_irqrestore(shost->host_lock, lock_flags);
  3232. return len;
  3233. }
  3234. /**
  3235. * ipr_store_iopoll_weight - Change the adapter's polling mode
  3236. * @dev: class device struct
  3237. * @buf: buffer
  3238. *
  3239. * Return value:
  3240. * number of bytes printed to buffer
  3241. **/
  3242. static ssize_t ipr_store_iopoll_weight(struct device *dev,
  3243. struct device_attribute *attr,
  3244. const char *buf, size_t count)
  3245. {
  3246. struct Scsi_Host *shost = class_to_shost(dev);
  3247. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3248. unsigned long user_iopoll_weight;
  3249. unsigned long lock_flags = 0;
  3250. int i;
  3251. if (!ioa_cfg->sis64) {
  3252. dev_info(&ioa_cfg->pdev->dev, "blk-iopoll not supported on this adapter\n");
  3253. return -EINVAL;
  3254. }
  3255. if (kstrtoul(buf, 10, &user_iopoll_weight))
  3256. return -EINVAL;
  3257. if (user_iopoll_weight > 256) {
  3258. dev_info(&ioa_cfg->pdev->dev, "Invalid blk-iopoll weight. It must be less than 256\n");
  3259. return -EINVAL;
  3260. }
  3261. if (user_iopoll_weight == ioa_cfg->iopoll_weight) {
  3262. dev_info(&ioa_cfg->pdev->dev, "Current blk-iopoll weight has the same weight\n");
  3263. return strlen(buf);
  3264. }
  3265. if (ioa_cfg->iopoll_weight && ioa_cfg->sis64 && ioa_cfg->nvectors > 1) {
  3266. for (i = 1; i < ioa_cfg->hrrq_num; i++)
  3267. blk_iopoll_disable(&ioa_cfg->hrrq[i].iopoll);
  3268. }
  3269. spin_lock_irqsave(shost->host_lock, lock_flags);
  3270. ioa_cfg->iopoll_weight = user_iopoll_weight;
  3271. if (ioa_cfg->iopoll_weight && ioa_cfg->sis64 && ioa_cfg->nvectors > 1) {
  3272. for (i = 1; i < ioa_cfg->hrrq_num; i++) {
  3273. blk_iopoll_init(&ioa_cfg->hrrq[i].iopoll,
  3274. ioa_cfg->iopoll_weight, ipr_iopoll);
  3275. blk_iopoll_enable(&ioa_cfg->hrrq[i].iopoll);
  3276. }
  3277. }
  3278. spin_unlock_irqrestore(shost->host_lock, lock_flags);
  3279. return strlen(buf);
  3280. }
  3281. static struct device_attribute ipr_iopoll_weight_attr = {
  3282. .attr = {
  3283. .name = "iopoll_weight",
  3284. .mode = S_IRUGO | S_IWUSR,
  3285. },
  3286. .show = ipr_show_iopoll_weight,
  3287. .store = ipr_store_iopoll_weight
  3288. };
  3289. /**
  3290. * ipr_alloc_ucode_buffer - Allocates a microcode download buffer
  3291. * @buf_len: buffer length
  3292. *
  3293. * Allocates a DMA'able buffer in chunks and assembles a scatter/gather
  3294. * list to use for microcode download
  3295. *
  3296. * Return value:
  3297. * pointer to sglist / NULL on failure
  3298. **/
  3299. static struct ipr_sglist *ipr_alloc_ucode_buffer(int buf_len)
  3300. {
  3301. int sg_size, order, bsize_elem, num_elem, i, j;
  3302. struct ipr_sglist *sglist;
  3303. struct scatterlist *scatterlist;
  3304. struct page *page;
  3305. /* Get the minimum size per scatter/gather element */
  3306. sg_size = buf_len / (IPR_MAX_SGLIST - 1);
  3307. /* Get the actual size per element */
  3308. order = get_order(sg_size);
  3309. /* Determine the actual number of bytes per element */
  3310. bsize_elem = PAGE_SIZE * (1 << order);
  3311. /* Determine the actual number of sg entries needed */
  3312. if (buf_len % bsize_elem)
  3313. num_elem = (buf_len / bsize_elem) + 1;
  3314. else
  3315. num_elem = buf_len / bsize_elem;
  3316. /* Allocate a scatter/gather list for the DMA */
  3317. sglist = kzalloc(sizeof(struct ipr_sglist) +
  3318. (sizeof(struct scatterlist) * (num_elem - 1)),
  3319. GFP_KERNEL);
  3320. if (sglist == NULL) {
  3321. ipr_trace;
  3322. return NULL;
  3323. }
  3324. scatterlist = sglist->scatterlist;
  3325. sg_init_table(scatterlist, num_elem);
  3326. sglist->order = order;
  3327. sglist->num_sg = num_elem;
  3328. /* Allocate a bunch of sg elements */
  3329. for (i = 0; i < num_elem; i++) {
  3330. page = alloc_pages(GFP_KERNEL, order);
  3331. if (!page) {
  3332. ipr_trace;
  3333. /* Free up what we already allocated */
  3334. for (j = i - 1; j >= 0; j--)
  3335. __free_pages(sg_page(&scatterlist[j]), order);
  3336. kfree(sglist);
  3337. return NULL;
  3338. }
  3339. sg_set_page(&scatterlist[i], page, 0, 0);
  3340. }
  3341. return sglist;
  3342. }
  3343. /**
  3344. * ipr_free_ucode_buffer - Frees a microcode download buffer
  3345. * @p_dnld: scatter/gather list pointer
  3346. *
  3347. * Free a DMA'able ucode download buffer previously allocated with
  3348. * ipr_alloc_ucode_buffer
  3349. *
  3350. * Return value:
  3351. * nothing
  3352. **/
  3353. static void ipr_free_ucode_buffer(struct ipr_sglist *sglist)
  3354. {
  3355. int i;
  3356. for (i = 0; i < sglist->num_sg; i++)
  3357. __free_pages(sg_page(&sglist->scatterlist[i]), sglist->order);
  3358. kfree(sglist);
  3359. }
  3360. /**
  3361. * ipr_copy_ucode_buffer - Copy user buffer to kernel buffer
  3362. * @sglist: scatter/gather list pointer
  3363. * @buffer: buffer pointer
  3364. * @len: buffer length
  3365. *
  3366. * Copy a microcode image from a user buffer into a buffer allocated by
  3367. * ipr_alloc_ucode_buffer
  3368. *
  3369. * Return value:
  3370. * 0 on success / other on failure
  3371. **/
  3372. static int ipr_copy_ucode_buffer(struct ipr_sglist *sglist,
  3373. u8 *buffer, u32 len)
  3374. {
  3375. int bsize_elem, i, result = 0;
  3376. struct scatterlist *scatterlist;
  3377. void *kaddr;
  3378. /* Determine the actual number of bytes per element */
  3379. bsize_elem = PAGE_SIZE * (1 << sglist->order);
  3380. scatterlist = sglist->scatterlist;
  3381. for (i = 0; i < (len / bsize_elem); i++, buffer += bsize_elem) {
  3382. struct page *page = sg_page(&scatterlist[i]);
  3383. kaddr = kmap(page);
  3384. memcpy(kaddr, buffer, bsize_elem);
  3385. kunmap(page);
  3386. scatterlist[i].length = bsize_elem;
  3387. if (result != 0) {
  3388. ipr_trace;
  3389. return result;
  3390. }
  3391. }
  3392. if (len % bsize_elem) {
  3393. struct page *page = sg_page(&scatterlist[i]);
  3394. kaddr = kmap(page);
  3395. memcpy(kaddr, buffer, len % bsize_elem);
  3396. kunmap(page);
  3397. scatterlist[i].length = len % bsize_elem;
  3398. }
  3399. sglist->buffer_len = len;
  3400. return result;
  3401. }
  3402. /**
  3403. * ipr_build_ucode_ioadl64 - Build a microcode download IOADL
  3404. * @ipr_cmd: ipr command struct
  3405. * @sglist: scatter/gather list
  3406. *
  3407. * Builds a microcode download IOA data list (IOADL).
  3408. *
  3409. **/
  3410. static void ipr_build_ucode_ioadl64(struct ipr_cmnd *ipr_cmd,
  3411. struct ipr_sglist *sglist)
  3412. {
  3413. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  3414. struct ipr_ioadl64_desc *ioadl64 = ipr_cmd->i.ioadl64;
  3415. struct scatterlist *scatterlist = sglist->scatterlist;
  3416. int i;
  3417. ipr_cmd->dma_use_sg = sglist->num_dma_sg;
  3418. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  3419. ioarcb->data_transfer_length = cpu_to_be32(sglist->buffer_len);
  3420. ioarcb->ioadl_len =
  3421. cpu_to_be32(sizeof(struct ipr_ioadl64_desc) * ipr_cmd->dma_use_sg);
  3422. for (i = 0; i < ipr_cmd->dma_use_sg; i++) {
  3423. ioadl64[i].flags = cpu_to_be32(IPR_IOADL_FLAGS_WRITE);
  3424. ioadl64[i].data_len = cpu_to_be32(sg_dma_len(&scatterlist[i]));
  3425. ioadl64[i].address = cpu_to_be64(sg_dma_address(&scatterlist[i]));
  3426. }
  3427. ioadl64[i-1].flags |= cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  3428. }
  3429. /**
  3430. * ipr_build_ucode_ioadl - Build a microcode download IOADL
  3431. * @ipr_cmd: ipr command struct
  3432. * @sglist: scatter/gather list
  3433. *
  3434. * Builds a microcode download IOA data list (IOADL).
  3435. *
  3436. **/
  3437. static void ipr_build_ucode_ioadl(struct ipr_cmnd *ipr_cmd,
  3438. struct ipr_sglist *sglist)
  3439. {
  3440. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  3441. struct ipr_ioadl_desc *ioadl = ipr_cmd->i.ioadl;
  3442. struct scatterlist *scatterlist = sglist->scatterlist;
  3443. int i;
  3444. ipr_cmd->dma_use_sg = sglist->num_dma_sg;
  3445. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  3446. ioarcb->data_transfer_length = cpu_to_be32(sglist->buffer_len);
  3447. ioarcb->ioadl_len =
  3448. cpu_to_be32(sizeof(struct ipr_ioadl_desc) * ipr_cmd->dma_use_sg);
  3449. for (i = 0; i < ipr_cmd->dma_use_sg; i++) {
  3450. ioadl[i].flags_and_data_len =
  3451. cpu_to_be32(IPR_IOADL_FLAGS_WRITE | sg_dma_len(&scatterlist[i]));
  3452. ioadl[i].address =
  3453. cpu_to_be32(sg_dma_address(&scatterlist[i]));
  3454. }
  3455. ioadl[i-1].flags_and_data_len |=
  3456. cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  3457. }
  3458. /**
  3459. * ipr_update_ioa_ucode - Update IOA's microcode
  3460. * @ioa_cfg: ioa config struct
  3461. * @sglist: scatter/gather list
  3462. *
  3463. * Initiate an adapter reset to update the IOA's microcode
  3464. *
  3465. * Return value:
  3466. * 0 on success / -EIO on failure
  3467. **/
  3468. static int ipr_update_ioa_ucode(struct ipr_ioa_cfg *ioa_cfg,
  3469. struct ipr_sglist *sglist)
  3470. {
  3471. unsigned long lock_flags;
  3472. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3473. while (ioa_cfg->in_reset_reload) {
  3474. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3475. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3476. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3477. }
  3478. if (ioa_cfg->ucode_sglist) {
  3479. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3480. dev_err(&ioa_cfg->pdev->dev,
  3481. "Microcode download already in progress\n");
  3482. return -EIO;
  3483. }
  3484. sglist->num_dma_sg = pci_map_sg(ioa_cfg->pdev, sglist->scatterlist,
  3485. sglist->num_sg, DMA_TO_DEVICE);
  3486. if (!sglist->num_dma_sg) {
  3487. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3488. dev_err(&ioa_cfg->pdev->dev,
  3489. "Failed to map microcode download buffer!\n");
  3490. return -EIO;
  3491. }
  3492. ioa_cfg->ucode_sglist = sglist;
  3493. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NORMAL);
  3494. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3495. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  3496. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3497. ioa_cfg->ucode_sglist = NULL;
  3498. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3499. return 0;
  3500. }
  3501. /**
  3502. * ipr_store_update_fw - Update the firmware on the adapter
  3503. * @class_dev: device struct
  3504. * @buf: buffer
  3505. * @count: buffer size
  3506. *
  3507. * This function will update the firmware on the adapter.
  3508. *
  3509. * Return value:
  3510. * count on success / other on failure
  3511. **/
  3512. static ssize_t ipr_store_update_fw(struct device *dev,
  3513. struct device_attribute *attr,
  3514. const char *buf, size_t count)
  3515. {
  3516. struct Scsi_Host *shost = class_to_shost(dev);
  3517. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3518. struct ipr_ucode_image_header *image_hdr;
  3519. const struct firmware *fw_entry;
  3520. struct ipr_sglist *sglist;
  3521. char fname[100];
  3522. char *src;
  3523. int len, result, dnld_size;
  3524. if (!capable(CAP_SYS_ADMIN))
  3525. return -EACCES;
  3526. len = snprintf(fname, 99, "%s", buf);
  3527. fname[len-1] = '\0';
  3528. if (request_firmware(&fw_entry, fname, &ioa_cfg->pdev->dev)) {
  3529. dev_err(&ioa_cfg->pdev->dev, "Firmware file %s not found\n", fname);
  3530. return -EIO;
  3531. }
  3532. image_hdr = (struct ipr_ucode_image_header *)fw_entry->data;
  3533. src = (u8 *)image_hdr + be32_to_cpu(image_hdr->header_length);
  3534. dnld_size = fw_entry->size - be32_to_cpu(image_hdr->header_length);
  3535. sglist = ipr_alloc_ucode_buffer(dnld_size);
  3536. if (!sglist) {
  3537. dev_err(&ioa_cfg->pdev->dev, "Microcode buffer allocation failed\n");
  3538. release_firmware(fw_entry);
  3539. return -ENOMEM;
  3540. }
  3541. result = ipr_copy_ucode_buffer(sglist, src, dnld_size);
  3542. if (result) {
  3543. dev_err(&ioa_cfg->pdev->dev,
  3544. "Microcode buffer copy to DMA buffer failed\n");
  3545. goto out;
  3546. }
  3547. ipr_info("Updating microcode, please be patient. This may take up to 30 minutes.\n");
  3548. result = ipr_update_ioa_ucode(ioa_cfg, sglist);
  3549. if (!result)
  3550. result = count;
  3551. out:
  3552. ipr_free_ucode_buffer(sglist);
  3553. release_firmware(fw_entry);
  3554. return result;
  3555. }
  3556. static struct device_attribute ipr_update_fw_attr = {
  3557. .attr = {
  3558. .name = "update_fw",
  3559. .mode = S_IWUSR,
  3560. },
  3561. .store = ipr_store_update_fw
  3562. };
  3563. /**
  3564. * ipr_show_fw_type - Show the adapter's firmware type.
  3565. * @dev: class device struct
  3566. * @buf: buffer
  3567. *
  3568. * Return value:
  3569. * number of bytes printed to buffer
  3570. **/
  3571. static ssize_t ipr_show_fw_type(struct device *dev,
  3572. struct device_attribute *attr, char *buf)
  3573. {
  3574. struct Scsi_Host *shost = class_to_shost(dev);
  3575. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3576. unsigned long lock_flags = 0;
  3577. int len;
  3578. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3579. len = snprintf(buf, PAGE_SIZE, "%d\n", ioa_cfg->sis64);
  3580. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3581. return len;
  3582. }
  3583. static struct device_attribute ipr_ioa_fw_type_attr = {
  3584. .attr = {
  3585. .name = "fw_type",
  3586. .mode = S_IRUGO,
  3587. },
  3588. .show = ipr_show_fw_type
  3589. };
  3590. static struct device_attribute *ipr_ioa_attrs[] = {
  3591. &ipr_fw_version_attr,
  3592. &ipr_log_level_attr,
  3593. &ipr_diagnostics_attr,
  3594. &ipr_ioa_state_attr,
  3595. &ipr_ioa_reset_attr,
  3596. &ipr_update_fw_attr,
  3597. &ipr_ioa_fw_type_attr,
  3598. &ipr_iopoll_weight_attr,
  3599. NULL,
  3600. };
  3601. #ifdef CONFIG_SCSI_IPR_DUMP
  3602. /**
  3603. * ipr_read_dump - Dump the adapter
  3604. * @filp: open sysfs file
  3605. * @kobj: kobject struct
  3606. * @bin_attr: bin_attribute struct
  3607. * @buf: buffer
  3608. * @off: offset
  3609. * @count: buffer size
  3610. *
  3611. * Return value:
  3612. * number of bytes printed to buffer
  3613. **/
  3614. static ssize_t ipr_read_dump(struct file *filp, struct kobject *kobj,
  3615. struct bin_attribute *bin_attr,
  3616. char *buf, loff_t off, size_t count)
  3617. {
  3618. struct device *cdev = container_of(kobj, struct device, kobj);
  3619. struct Scsi_Host *shost = class_to_shost(cdev);
  3620. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3621. struct ipr_dump *dump;
  3622. unsigned long lock_flags = 0;
  3623. char *src;
  3624. int len, sdt_end;
  3625. size_t rc = count;
  3626. if (!capable(CAP_SYS_ADMIN))
  3627. return -EACCES;
  3628. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3629. dump = ioa_cfg->dump;
  3630. if (ioa_cfg->sdt_state != DUMP_OBTAINED || !dump) {
  3631. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3632. return 0;
  3633. }
  3634. kref_get(&dump->kref);
  3635. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3636. if (off > dump->driver_dump.hdr.len) {
  3637. kref_put(&dump->kref, ipr_release_dump);
  3638. return 0;
  3639. }
  3640. if (off + count > dump->driver_dump.hdr.len) {
  3641. count = dump->driver_dump.hdr.len - off;
  3642. rc = count;
  3643. }
  3644. if (count && off < sizeof(dump->driver_dump)) {
  3645. if (off + count > sizeof(dump->driver_dump))
  3646. len = sizeof(dump->driver_dump) - off;
  3647. else
  3648. len = count;
  3649. src = (u8 *)&dump->driver_dump + off;
  3650. memcpy(buf, src, len);
  3651. buf += len;
  3652. off += len;
  3653. count -= len;
  3654. }
  3655. off -= sizeof(dump->driver_dump);
  3656. if (ioa_cfg->sis64)
  3657. sdt_end = offsetof(struct ipr_ioa_dump, sdt.entry) +
  3658. (be32_to_cpu(dump->ioa_dump.sdt.hdr.num_entries_used) *
  3659. sizeof(struct ipr_sdt_entry));
  3660. else
  3661. sdt_end = offsetof(struct ipr_ioa_dump, sdt.entry) +
  3662. (IPR_FMT2_NUM_SDT_ENTRIES * sizeof(struct ipr_sdt_entry));
  3663. if (count && off < sdt_end) {
  3664. if (off + count > sdt_end)
  3665. len = sdt_end - off;
  3666. else
  3667. len = count;
  3668. src = (u8 *)&dump->ioa_dump + off;
  3669. memcpy(buf, src, len);
  3670. buf += len;
  3671. off += len;
  3672. count -= len;
  3673. }
  3674. off -= sdt_end;
  3675. while (count) {
  3676. if ((off & PAGE_MASK) != ((off + count) & PAGE_MASK))
  3677. len = PAGE_ALIGN(off) - off;
  3678. else
  3679. len = count;
  3680. src = (u8 *)dump->ioa_dump.ioa_data[(off & PAGE_MASK) >> PAGE_SHIFT];
  3681. src += off & ~PAGE_MASK;
  3682. memcpy(buf, src, len);
  3683. buf += len;
  3684. off += len;
  3685. count -= len;
  3686. }
  3687. kref_put(&dump->kref, ipr_release_dump);
  3688. return rc;
  3689. }
  3690. /**
  3691. * ipr_alloc_dump - Prepare for adapter dump
  3692. * @ioa_cfg: ioa config struct
  3693. *
  3694. * Return value:
  3695. * 0 on success / other on failure
  3696. **/
  3697. static int ipr_alloc_dump(struct ipr_ioa_cfg *ioa_cfg)
  3698. {
  3699. struct ipr_dump *dump;
  3700. __be32 **ioa_data;
  3701. unsigned long lock_flags = 0;
  3702. dump = kzalloc(sizeof(struct ipr_dump), GFP_KERNEL);
  3703. if (!dump) {
  3704. ipr_err("Dump memory allocation failed\n");
  3705. return -ENOMEM;
  3706. }
  3707. if (ioa_cfg->sis64)
  3708. ioa_data = vmalloc(IPR_FMT3_MAX_NUM_DUMP_PAGES * sizeof(__be32 *));
  3709. else
  3710. ioa_data = vmalloc(IPR_FMT2_MAX_NUM_DUMP_PAGES * sizeof(__be32 *));
  3711. if (!ioa_data) {
  3712. ipr_err("Dump memory allocation failed\n");
  3713. kfree(dump);
  3714. return -ENOMEM;
  3715. }
  3716. dump->ioa_dump.ioa_data = ioa_data;
  3717. kref_init(&dump->kref);
  3718. dump->ioa_cfg = ioa_cfg;
  3719. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3720. if (INACTIVE != ioa_cfg->sdt_state) {
  3721. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3722. vfree(dump->ioa_dump.ioa_data);
  3723. kfree(dump);
  3724. return 0;
  3725. }
  3726. ioa_cfg->dump = dump;
  3727. ioa_cfg->sdt_state = WAIT_FOR_DUMP;
  3728. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead && !ioa_cfg->dump_taken) {
  3729. ioa_cfg->dump_taken = 1;
  3730. schedule_work(&ioa_cfg->work_q);
  3731. }
  3732. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3733. return 0;
  3734. }
  3735. /**
  3736. * ipr_free_dump - Free adapter dump memory
  3737. * @ioa_cfg: ioa config struct
  3738. *
  3739. * Return value:
  3740. * 0 on success / other on failure
  3741. **/
  3742. static int ipr_free_dump(struct ipr_ioa_cfg *ioa_cfg)
  3743. {
  3744. struct ipr_dump *dump;
  3745. unsigned long lock_flags = 0;
  3746. ENTER;
  3747. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3748. dump = ioa_cfg->dump;
  3749. if (!dump) {
  3750. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3751. return 0;
  3752. }
  3753. ioa_cfg->dump = NULL;
  3754. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3755. kref_put(&dump->kref, ipr_release_dump);
  3756. LEAVE;
  3757. return 0;
  3758. }
  3759. /**
  3760. * ipr_write_dump - Setup dump state of adapter
  3761. * @filp: open sysfs file
  3762. * @kobj: kobject struct
  3763. * @bin_attr: bin_attribute struct
  3764. * @buf: buffer
  3765. * @off: offset
  3766. * @count: buffer size
  3767. *
  3768. * Return value:
  3769. * number of bytes printed to buffer
  3770. **/
  3771. static ssize_t ipr_write_dump(struct file *filp, struct kobject *kobj,
  3772. struct bin_attribute *bin_attr,
  3773. char *buf, loff_t off, size_t count)
  3774. {
  3775. struct device *cdev = container_of(kobj, struct device, kobj);
  3776. struct Scsi_Host *shost = class_to_shost(cdev);
  3777. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  3778. int rc;
  3779. if (!capable(CAP_SYS_ADMIN))
  3780. return -EACCES;
  3781. if (buf[0] == '1')
  3782. rc = ipr_alloc_dump(ioa_cfg);
  3783. else if (buf[0] == '0')
  3784. rc = ipr_free_dump(ioa_cfg);
  3785. else
  3786. return -EINVAL;
  3787. if (rc)
  3788. return rc;
  3789. else
  3790. return count;
  3791. }
  3792. static struct bin_attribute ipr_dump_attr = {
  3793. .attr = {
  3794. .name = "dump",
  3795. .mode = S_IRUSR | S_IWUSR,
  3796. },
  3797. .size = 0,
  3798. .read = ipr_read_dump,
  3799. .write = ipr_write_dump
  3800. };
  3801. #else
  3802. static int ipr_free_dump(struct ipr_ioa_cfg *ioa_cfg) { return 0; };
  3803. #endif
  3804. /**
  3805. * ipr_change_queue_depth - Change the device's queue depth
  3806. * @sdev: scsi device struct
  3807. * @qdepth: depth to set
  3808. * @reason: calling context
  3809. *
  3810. * Return value:
  3811. * actual depth set
  3812. **/
  3813. static int ipr_change_queue_depth(struct scsi_device *sdev, int qdepth,
  3814. int reason)
  3815. {
  3816. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3817. struct ipr_resource_entry *res;
  3818. unsigned long lock_flags = 0;
  3819. if (reason != SCSI_QDEPTH_DEFAULT)
  3820. return -EOPNOTSUPP;
  3821. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3822. res = (struct ipr_resource_entry *)sdev->hostdata;
  3823. if (res && ipr_is_gata(res) && qdepth > IPR_MAX_CMD_PER_ATA_LUN)
  3824. qdepth = IPR_MAX_CMD_PER_ATA_LUN;
  3825. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3826. scsi_adjust_queue_depth(sdev, scsi_get_tag_type(sdev), qdepth);
  3827. return sdev->queue_depth;
  3828. }
  3829. /**
  3830. * ipr_change_queue_type - Change the device's queue type
  3831. * @dsev: scsi device struct
  3832. * @tag_type: type of tags to use
  3833. *
  3834. * Return value:
  3835. * actual queue type set
  3836. **/
  3837. static int ipr_change_queue_type(struct scsi_device *sdev, int tag_type)
  3838. {
  3839. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3840. struct ipr_resource_entry *res;
  3841. unsigned long lock_flags = 0;
  3842. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3843. res = (struct ipr_resource_entry *)sdev->hostdata;
  3844. if (res && ipr_is_gscsi(res))
  3845. tag_type = scsi_change_queue_type(sdev, tag_type);
  3846. else
  3847. tag_type = 0;
  3848. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3849. return tag_type;
  3850. }
  3851. /**
  3852. * ipr_show_adapter_handle - Show the adapter's resource handle for this device
  3853. * @dev: device struct
  3854. * @attr: device attribute structure
  3855. * @buf: buffer
  3856. *
  3857. * Return value:
  3858. * number of bytes printed to buffer
  3859. **/
  3860. static ssize_t ipr_show_adapter_handle(struct device *dev, struct device_attribute *attr, char *buf)
  3861. {
  3862. struct scsi_device *sdev = to_scsi_device(dev);
  3863. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3864. struct ipr_resource_entry *res;
  3865. unsigned long lock_flags = 0;
  3866. ssize_t len = -ENXIO;
  3867. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3868. res = (struct ipr_resource_entry *)sdev->hostdata;
  3869. if (res)
  3870. len = snprintf(buf, PAGE_SIZE, "%08X\n", res->res_handle);
  3871. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3872. return len;
  3873. }
  3874. static struct device_attribute ipr_adapter_handle_attr = {
  3875. .attr = {
  3876. .name = "adapter_handle",
  3877. .mode = S_IRUSR,
  3878. },
  3879. .show = ipr_show_adapter_handle
  3880. };
  3881. /**
  3882. * ipr_show_resource_path - Show the resource path or the resource address for
  3883. * this device.
  3884. * @dev: device struct
  3885. * @attr: device attribute structure
  3886. * @buf: buffer
  3887. *
  3888. * Return value:
  3889. * number of bytes printed to buffer
  3890. **/
  3891. static ssize_t ipr_show_resource_path(struct device *dev, struct device_attribute *attr, char *buf)
  3892. {
  3893. struct scsi_device *sdev = to_scsi_device(dev);
  3894. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3895. struct ipr_resource_entry *res;
  3896. unsigned long lock_flags = 0;
  3897. ssize_t len = -ENXIO;
  3898. char buffer[IPR_MAX_RES_PATH_LENGTH];
  3899. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3900. res = (struct ipr_resource_entry *)sdev->hostdata;
  3901. if (res && ioa_cfg->sis64)
  3902. len = snprintf(buf, PAGE_SIZE, "%s\n",
  3903. __ipr_format_res_path(res->res_path, buffer,
  3904. sizeof(buffer)));
  3905. else if (res)
  3906. len = snprintf(buf, PAGE_SIZE, "%d:%d:%d:%d\n", ioa_cfg->host->host_no,
  3907. res->bus, res->target, res->lun);
  3908. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3909. return len;
  3910. }
  3911. static struct device_attribute ipr_resource_path_attr = {
  3912. .attr = {
  3913. .name = "resource_path",
  3914. .mode = S_IRUGO,
  3915. },
  3916. .show = ipr_show_resource_path
  3917. };
  3918. /**
  3919. * ipr_show_device_id - Show the device_id for this device.
  3920. * @dev: device struct
  3921. * @attr: device attribute structure
  3922. * @buf: buffer
  3923. *
  3924. * Return value:
  3925. * number of bytes printed to buffer
  3926. **/
  3927. static ssize_t ipr_show_device_id(struct device *dev, struct device_attribute *attr, char *buf)
  3928. {
  3929. struct scsi_device *sdev = to_scsi_device(dev);
  3930. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3931. struct ipr_resource_entry *res;
  3932. unsigned long lock_flags = 0;
  3933. ssize_t len = -ENXIO;
  3934. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3935. res = (struct ipr_resource_entry *)sdev->hostdata;
  3936. if (res && ioa_cfg->sis64)
  3937. len = snprintf(buf, PAGE_SIZE, "0x%llx\n", res->dev_id);
  3938. else if (res)
  3939. len = snprintf(buf, PAGE_SIZE, "0x%llx\n", res->lun_wwn);
  3940. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3941. return len;
  3942. }
  3943. static struct device_attribute ipr_device_id_attr = {
  3944. .attr = {
  3945. .name = "device_id",
  3946. .mode = S_IRUGO,
  3947. },
  3948. .show = ipr_show_device_id
  3949. };
  3950. /**
  3951. * ipr_show_resource_type - Show the resource type for this device.
  3952. * @dev: device struct
  3953. * @attr: device attribute structure
  3954. * @buf: buffer
  3955. *
  3956. * Return value:
  3957. * number of bytes printed to buffer
  3958. **/
  3959. static ssize_t ipr_show_resource_type(struct device *dev, struct device_attribute *attr, char *buf)
  3960. {
  3961. struct scsi_device *sdev = to_scsi_device(dev);
  3962. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)sdev->host->hostdata;
  3963. struct ipr_resource_entry *res;
  3964. unsigned long lock_flags = 0;
  3965. ssize_t len = -ENXIO;
  3966. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  3967. res = (struct ipr_resource_entry *)sdev->hostdata;
  3968. if (res)
  3969. len = snprintf(buf, PAGE_SIZE, "%x\n", res->type);
  3970. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  3971. return len;
  3972. }
  3973. static struct device_attribute ipr_resource_type_attr = {
  3974. .attr = {
  3975. .name = "resource_type",
  3976. .mode = S_IRUGO,
  3977. },
  3978. .show = ipr_show_resource_type
  3979. };
  3980. static struct device_attribute *ipr_dev_attrs[] = {
  3981. &ipr_adapter_handle_attr,
  3982. &ipr_resource_path_attr,
  3983. &ipr_device_id_attr,
  3984. &ipr_resource_type_attr,
  3985. NULL,
  3986. };
  3987. /**
  3988. * ipr_biosparam - Return the HSC mapping
  3989. * @sdev: scsi device struct
  3990. * @block_device: block device pointer
  3991. * @capacity: capacity of the device
  3992. * @parm: Array containing returned HSC values.
  3993. *
  3994. * This function generates the HSC parms that fdisk uses.
  3995. * We want to make sure we return something that places partitions
  3996. * on 4k boundaries for best performance with the IOA.
  3997. *
  3998. * Return value:
  3999. * 0 on success
  4000. **/
  4001. static int ipr_biosparam(struct scsi_device *sdev,
  4002. struct block_device *block_device,
  4003. sector_t capacity, int *parm)
  4004. {
  4005. int heads, sectors;
  4006. sector_t cylinders;
  4007. heads = 128;
  4008. sectors = 32;
  4009. cylinders = capacity;
  4010. sector_div(cylinders, (128 * 32));
  4011. /* return result */
  4012. parm[0] = heads;
  4013. parm[1] = sectors;
  4014. parm[2] = cylinders;
  4015. return 0;
  4016. }
  4017. /**
  4018. * ipr_find_starget - Find target based on bus/target.
  4019. * @starget: scsi target struct
  4020. *
  4021. * Return value:
  4022. * resource entry pointer if found / NULL if not found
  4023. **/
  4024. static struct ipr_resource_entry *ipr_find_starget(struct scsi_target *starget)
  4025. {
  4026. struct Scsi_Host *shost = dev_to_shost(&starget->dev);
  4027. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) shost->hostdata;
  4028. struct ipr_resource_entry *res;
  4029. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  4030. if ((res->bus == starget->channel) &&
  4031. (res->target == starget->id)) {
  4032. return res;
  4033. }
  4034. }
  4035. return NULL;
  4036. }
  4037. static struct ata_port_info sata_port_info;
  4038. /**
  4039. * ipr_target_alloc - Prepare for commands to a SCSI target
  4040. * @starget: scsi target struct
  4041. *
  4042. * If the device is a SATA device, this function allocates an
  4043. * ATA port with libata, else it does nothing.
  4044. *
  4045. * Return value:
  4046. * 0 on success / non-0 on failure
  4047. **/
  4048. static int ipr_target_alloc(struct scsi_target *starget)
  4049. {
  4050. struct Scsi_Host *shost = dev_to_shost(&starget->dev);
  4051. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) shost->hostdata;
  4052. struct ipr_sata_port *sata_port;
  4053. struct ata_port *ap;
  4054. struct ipr_resource_entry *res;
  4055. unsigned long lock_flags;
  4056. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4057. res = ipr_find_starget(starget);
  4058. starget->hostdata = NULL;
  4059. if (res && ipr_is_gata(res)) {
  4060. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4061. sata_port = kzalloc(sizeof(*sata_port), GFP_KERNEL);
  4062. if (!sata_port)
  4063. return -ENOMEM;
  4064. ap = ata_sas_port_alloc(&ioa_cfg->ata_host, &sata_port_info, shost);
  4065. if (ap) {
  4066. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4067. sata_port->ioa_cfg = ioa_cfg;
  4068. sata_port->ap = ap;
  4069. sata_port->res = res;
  4070. res->sata_port = sata_port;
  4071. ap->private_data = sata_port;
  4072. starget->hostdata = sata_port;
  4073. } else {
  4074. kfree(sata_port);
  4075. return -ENOMEM;
  4076. }
  4077. }
  4078. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4079. return 0;
  4080. }
  4081. /**
  4082. * ipr_target_destroy - Destroy a SCSI target
  4083. * @starget: scsi target struct
  4084. *
  4085. * If the device was a SATA device, this function frees the libata
  4086. * ATA port, else it does nothing.
  4087. *
  4088. **/
  4089. static void ipr_target_destroy(struct scsi_target *starget)
  4090. {
  4091. struct ipr_sata_port *sata_port = starget->hostdata;
  4092. struct Scsi_Host *shost = dev_to_shost(&starget->dev);
  4093. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) shost->hostdata;
  4094. if (ioa_cfg->sis64) {
  4095. if (!ipr_find_starget(starget)) {
  4096. if (starget->channel == IPR_ARRAY_VIRTUAL_BUS)
  4097. clear_bit(starget->id, ioa_cfg->array_ids);
  4098. else if (starget->channel == IPR_VSET_VIRTUAL_BUS)
  4099. clear_bit(starget->id, ioa_cfg->vset_ids);
  4100. else if (starget->channel == 0)
  4101. clear_bit(starget->id, ioa_cfg->target_ids);
  4102. }
  4103. }
  4104. if (sata_port) {
  4105. starget->hostdata = NULL;
  4106. ata_sas_port_destroy(sata_port->ap);
  4107. kfree(sata_port);
  4108. }
  4109. }
  4110. /**
  4111. * ipr_find_sdev - Find device based on bus/target/lun.
  4112. * @sdev: scsi device struct
  4113. *
  4114. * Return value:
  4115. * resource entry pointer if found / NULL if not found
  4116. **/
  4117. static struct ipr_resource_entry *ipr_find_sdev(struct scsi_device *sdev)
  4118. {
  4119. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) sdev->host->hostdata;
  4120. struct ipr_resource_entry *res;
  4121. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  4122. if ((res->bus == sdev->channel) &&
  4123. (res->target == sdev->id) &&
  4124. (res->lun == sdev->lun))
  4125. return res;
  4126. }
  4127. return NULL;
  4128. }
  4129. /**
  4130. * ipr_slave_destroy - Unconfigure a SCSI device
  4131. * @sdev: scsi device struct
  4132. *
  4133. * Return value:
  4134. * nothing
  4135. **/
  4136. static void ipr_slave_destroy(struct scsi_device *sdev)
  4137. {
  4138. struct ipr_resource_entry *res;
  4139. struct ipr_ioa_cfg *ioa_cfg;
  4140. unsigned long lock_flags = 0;
  4141. ioa_cfg = (struct ipr_ioa_cfg *) sdev->host->hostdata;
  4142. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4143. res = (struct ipr_resource_entry *) sdev->hostdata;
  4144. if (res) {
  4145. if (res->sata_port)
  4146. res->sata_port->ap->link.device[0].class = ATA_DEV_NONE;
  4147. sdev->hostdata = NULL;
  4148. res->sdev = NULL;
  4149. res->sata_port = NULL;
  4150. }
  4151. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4152. }
  4153. /**
  4154. * ipr_slave_configure - Configure a SCSI device
  4155. * @sdev: scsi device struct
  4156. *
  4157. * This function configures the specified scsi device.
  4158. *
  4159. * Return value:
  4160. * 0 on success
  4161. **/
  4162. static int ipr_slave_configure(struct scsi_device *sdev)
  4163. {
  4164. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) sdev->host->hostdata;
  4165. struct ipr_resource_entry *res;
  4166. struct ata_port *ap = NULL;
  4167. unsigned long lock_flags = 0;
  4168. char buffer[IPR_MAX_RES_PATH_LENGTH];
  4169. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4170. res = sdev->hostdata;
  4171. if (res) {
  4172. if (ipr_is_af_dasd_device(res))
  4173. sdev->type = TYPE_RAID;
  4174. if (ipr_is_af_dasd_device(res) || ipr_is_ioa_resource(res)) {
  4175. sdev->scsi_level = 4;
  4176. sdev->no_uld_attach = 1;
  4177. }
  4178. if (ipr_is_vset_device(res)) {
  4179. blk_queue_rq_timeout(sdev->request_queue,
  4180. IPR_VSET_RW_TIMEOUT);
  4181. blk_queue_max_hw_sectors(sdev->request_queue, IPR_VSET_MAX_SECTORS);
  4182. }
  4183. if (ipr_is_gata(res) && res->sata_port)
  4184. ap = res->sata_port->ap;
  4185. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4186. if (ap) {
  4187. scsi_adjust_queue_depth(sdev, 0, IPR_MAX_CMD_PER_ATA_LUN);
  4188. ata_sas_slave_configure(sdev, ap);
  4189. } else
  4190. scsi_adjust_queue_depth(sdev, 0, sdev->host->cmd_per_lun);
  4191. if (ioa_cfg->sis64)
  4192. sdev_printk(KERN_INFO, sdev, "Resource path: %s\n",
  4193. ipr_format_res_path(ioa_cfg,
  4194. res->res_path, buffer, sizeof(buffer)));
  4195. return 0;
  4196. }
  4197. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4198. return 0;
  4199. }
  4200. /**
  4201. * ipr_ata_slave_alloc - Prepare for commands to a SATA device
  4202. * @sdev: scsi device struct
  4203. *
  4204. * This function initializes an ATA port so that future commands
  4205. * sent through queuecommand will work.
  4206. *
  4207. * Return value:
  4208. * 0 on success
  4209. **/
  4210. static int ipr_ata_slave_alloc(struct scsi_device *sdev)
  4211. {
  4212. struct ipr_sata_port *sata_port = NULL;
  4213. int rc = -ENXIO;
  4214. ENTER;
  4215. if (sdev->sdev_target)
  4216. sata_port = sdev->sdev_target->hostdata;
  4217. if (sata_port) {
  4218. rc = ata_sas_port_init(sata_port->ap);
  4219. if (rc == 0)
  4220. rc = ata_sas_sync_probe(sata_port->ap);
  4221. }
  4222. if (rc)
  4223. ipr_slave_destroy(sdev);
  4224. LEAVE;
  4225. return rc;
  4226. }
  4227. /**
  4228. * ipr_slave_alloc - Prepare for commands to a device.
  4229. * @sdev: scsi device struct
  4230. *
  4231. * This function saves a pointer to the resource entry
  4232. * in the scsi device struct if the device exists. We
  4233. * can then use this pointer in ipr_queuecommand when
  4234. * handling new commands.
  4235. *
  4236. * Return value:
  4237. * 0 on success / -ENXIO if device does not exist
  4238. **/
  4239. static int ipr_slave_alloc(struct scsi_device *sdev)
  4240. {
  4241. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *) sdev->host->hostdata;
  4242. struct ipr_resource_entry *res;
  4243. unsigned long lock_flags;
  4244. int rc = -ENXIO;
  4245. sdev->hostdata = NULL;
  4246. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4247. res = ipr_find_sdev(sdev);
  4248. if (res) {
  4249. res->sdev = sdev;
  4250. res->add_to_ml = 0;
  4251. res->in_erp = 0;
  4252. sdev->hostdata = res;
  4253. if (!ipr_is_naca_model(res))
  4254. res->needs_sync_complete = 1;
  4255. rc = 0;
  4256. if (ipr_is_gata(res)) {
  4257. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4258. return ipr_ata_slave_alloc(sdev);
  4259. }
  4260. }
  4261. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4262. return rc;
  4263. }
  4264. static int ipr_eh_host_reset(struct scsi_cmnd *cmd)
  4265. {
  4266. struct ipr_ioa_cfg *ioa_cfg;
  4267. unsigned long lock_flags = 0;
  4268. int rc = SUCCESS;
  4269. ENTER;
  4270. ioa_cfg = (struct ipr_ioa_cfg *) cmd->device->host->hostdata;
  4271. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4272. if (!ioa_cfg->in_reset_reload && !ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead) {
  4273. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_ABBREV);
  4274. dev_err(&ioa_cfg->pdev->dev,
  4275. "Adapter being reset as a result of error recovery.\n");
  4276. if (WAIT_FOR_DUMP == ioa_cfg->sdt_state)
  4277. ioa_cfg->sdt_state = GET_DUMP;
  4278. }
  4279. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4280. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  4281. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4282. /* If we got hit with a host reset while we were already resetting
  4283. the adapter for some reason, and the reset failed. */
  4284. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead) {
  4285. ipr_trace;
  4286. rc = FAILED;
  4287. }
  4288. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4289. LEAVE;
  4290. return rc;
  4291. }
  4292. /**
  4293. * ipr_device_reset - Reset the device
  4294. * @ioa_cfg: ioa config struct
  4295. * @res: resource entry struct
  4296. *
  4297. * This function issues a device reset to the affected device.
  4298. * If the device is a SCSI device, a LUN reset will be sent
  4299. * to the device first. If that does not work, a target reset
  4300. * will be sent. If the device is a SATA device, a PHY reset will
  4301. * be sent.
  4302. *
  4303. * Return value:
  4304. * 0 on success / non-zero on failure
  4305. **/
  4306. static int ipr_device_reset(struct ipr_ioa_cfg *ioa_cfg,
  4307. struct ipr_resource_entry *res)
  4308. {
  4309. struct ipr_cmnd *ipr_cmd;
  4310. struct ipr_ioarcb *ioarcb;
  4311. struct ipr_cmd_pkt *cmd_pkt;
  4312. struct ipr_ioarcb_ata_regs *regs;
  4313. u32 ioasc;
  4314. ENTER;
  4315. ipr_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  4316. ioarcb = &ipr_cmd->ioarcb;
  4317. cmd_pkt = &ioarcb->cmd_pkt;
  4318. if (ipr_cmd->ioa_cfg->sis64) {
  4319. regs = &ipr_cmd->i.ata_ioadl.regs;
  4320. ioarcb->add_cmd_parms_offset = cpu_to_be16(sizeof(*ioarcb));
  4321. } else
  4322. regs = &ioarcb->u.add_data.u.regs;
  4323. ioarcb->res_handle = res->res_handle;
  4324. cmd_pkt->request_type = IPR_RQTYPE_IOACMD;
  4325. cmd_pkt->cdb[0] = IPR_RESET_DEVICE;
  4326. if (ipr_is_gata(res)) {
  4327. cmd_pkt->cdb[2] = IPR_ATA_PHY_RESET;
  4328. ioarcb->add_cmd_parms_len = cpu_to_be16(sizeof(regs->flags));
  4329. regs->flags |= IPR_ATA_FLAG_STATUS_ON_GOOD_COMPLETION;
  4330. }
  4331. ipr_send_blocking_cmd(ipr_cmd, ipr_timeout, IPR_DEVICE_RESET_TIMEOUT);
  4332. ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  4333. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  4334. if (ipr_is_gata(res) && res->sata_port && ioasc != IPR_IOASC_IOA_WAS_RESET) {
  4335. if (ipr_cmd->ioa_cfg->sis64)
  4336. memcpy(&res->sata_port->ioasa, &ipr_cmd->s.ioasa64.u.gata,
  4337. sizeof(struct ipr_ioasa_gata));
  4338. else
  4339. memcpy(&res->sata_port->ioasa, &ipr_cmd->s.ioasa.u.gata,
  4340. sizeof(struct ipr_ioasa_gata));
  4341. }
  4342. LEAVE;
  4343. return IPR_IOASC_SENSE_KEY(ioasc) ? -EIO : 0;
  4344. }
  4345. /**
  4346. * ipr_sata_reset - Reset the SATA port
  4347. * @link: SATA link to reset
  4348. * @classes: class of the attached device
  4349. *
  4350. * This function issues a SATA phy reset to the affected ATA link.
  4351. *
  4352. * Return value:
  4353. * 0 on success / non-zero on failure
  4354. **/
  4355. static int ipr_sata_reset(struct ata_link *link, unsigned int *classes,
  4356. unsigned long deadline)
  4357. {
  4358. struct ipr_sata_port *sata_port = link->ap->private_data;
  4359. struct ipr_ioa_cfg *ioa_cfg = sata_port->ioa_cfg;
  4360. struct ipr_resource_entry *res;
  4361. unsigned long lock_flags = 0;
  4362. int rc = -ENXIO;
  4363. ENTER;
  4364. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4365. while (ioa_cfg->in_reset_reload) {
  4366. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4367. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  4368. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4369. }
  4370. res = sata_port->res;
  4371. if (res) {
  4372. rc = ipr_device_reset(ioa_cfg, res);
  4373. *classes = res->ata_class;
  4374. }
  4375. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4376. LEAVE;
  4377. return rc;
  4378. }
  4379. /**
  4380. * ipr_eh_dev_reset - Reset the device
  4381. * @scsi_cmd: scsi command struct
  4382. *
  4383. * This function issues a device reset to the affected device.
  4384. * A LUN reset will be sent to the device first. If that does
  4385. * not work, a target reset will be sent.
  4386. *
  4387. * Return value:
  4388. * SUCCESS / FAILED
  4389. **/
  4390. static int __ipr_eh_dev_reset(struct scsi_cmnd *scsi_cmd)
  4391. {
  4392. struct ipr_cmnd *ipr_cmd;
  4393. struct ipr_ioa_cfg *ioa_cfg;
  4394. struct ipr_resource_entry *res;
  4395. struct ata_port *ap;
  4396. int rc = 0;
  4397. struct ipr_hrr_queue *hrrq;
  4398. ENTER;
  4399. ioa_cfg = (struct ipr_ioa_cfg *) scsi_cmd->device->host->hostdata;
  4400. res = scsi_cmd->device->hostdata;
  4401. if (!res)
  4402. return FAILED;
  4403. /*
  4404. * If we are currently going through reset/reload, return failed. This will force the
  4405. * mid-layer to call ipr_eh_host_reset, which will then go to sleep and wait for the
  4406. * reset to complete
  4407. */
  4408. if (ioa_cfg->in_reset_reload)
  4409. return FAILED;
  4410. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead)
  4411. return FAILED;
  4412. for_each_hrrq(hrrq, ioa_cfg) {
  4413. spin_lock(&hrrq->_lock);
  4414. list_for_each_entry(ipr_cmd, &hrrq->hrrq_pending_q, queue) {
  4415. if (ipr_cmd->ioarcb.res_handle == res->res_handle) {
  4416. if (ipr_cmd->scsi_cmd)
  4417. ipr_cmd->done = ipr_scsi_eh_done;
  4418. if (ipr_cmd->qc)
  4419. ipr_cmd->done = ipr_sata_eh_done;
  4420. if (ipr_cmd->qc &&
  4421. !(ipr_cmd->qc->flags & ATA_QCFLAG_FAILED)) {
  4422. ipr_cmd->qc->err_mask |= AC_ERR_TIMEOUT;
  4423. ipr_cmd->qc->flags |= ATA_QCFLAG_FAILED;
  4424. }
  4425. }
  4426. }
  4427. spin_unlock(&hrrq->_lock);
  4428. }
  4429. res->resetting_device = 1;
  4430. scmd_printk(KERN_ERR, scsi_cmd, "Resetting device\n");
  4431. if (ipr_is_gata(res) && res->sata_port) {
  4432. ap = res->sata_port->ap;
  4433. spin_unlock_irq(scsi_cmd->device->host->host_lock);
  4434. ata_std_error_handler(ap);
  4435. spin_lock_irq(scsi_cmd->device->host->host_lock);
  4436. for_each_hrrq(hrrq, ioa_cfg) {
  4437. spin_lock(&hrrq->_lock);
  4438. list_for_each_entry(ipr_cmd,
  4439. &hrrq->hrrq_pending_q, queue) {
  4440. if (ipr_cmd->ioarcb.res_handle ==
  4441. res->res_handle) {
  4442. rc = -EIO;
  4443. break;
  4444. }
  4445. }
  4446. spin_unlock(&hrrq->_lock);
  4447. }
  4448. } else
  4449. rc = ipr_device_reset(ioa_cfg, res);
  4450. res->resetting_device = 0;
  4451. res->reset_occurred = 1;
  4452. LEAVE;
  4453. return rc ? FAILED : SUCCESS;
  4454. }
  4455. static int ipr_eh_dev_reset(struct scsi_cmnd *cmd)
  4456. {
  4457. int rc;
  4458. spin_lock_irq(cmd->device->host->host_lock);
  4459. rc = __ipr_eh_dev_reset(cmd);
  4460. spin_unlock_irq(cmd->device->host->host_lock);
  4461. return rc;
  4462. }
  4463. /**
  4464. * ipr_bus_reset_done - Op done function for bus reset.
  4465. * @ipr_cmd: ipr command struct
  4466. *
  4467. * This function is the op done function for a bus reset
  4468. *
  4469. * Return value:
  4470. * none
  4471. **/
  4472. static void ipr_bus_reset_done(struct ipr_cmnd *ipr_cmd)
  4473. {
  4474. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  4475. struct ipr_resource_entry *res;
  4476. ENTER;
  4477. if (!ioa_cfg->sis64)
  4478. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  4479. if (res->res_handle == ipr_cmd->ioarcb.res_handle) {
  4480. scsi_report_bus_reset(ioa_cfg->host, res->bus);
  4481. break;
  4482. }
  4483. }
  4484. /*
  4485. * If abort has not completed, indicate the reset has, else call the
  4486. * abort's done function to wake the sleeping eh thread
  4487. */
  4488. if (ipr_cmd->sibling->sibling)
  4489. ipr_cmd->sibling->sibling = NULL;
  4490. else
  4491. ipr_cmd->sibling->done(ipr_cmd->sibling);
  4492. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  4493. LEAVE;
  4494. }
  4495. /**
  4496. * ipr_abort_timeout - An abort task has timed out
  4497. * @ipr_cmd: ipr command struct
  4498. *
  4499. * This function handles when an abort task times out. If this
  4500. * happens we issue a bus reset since we have resources tied
  4501. * up that must be freed before returning to the midlayer.
  4502. *
  4503. * Return value:
  4504. * none
  4505. **/
  4506. static void ipr_abort_timeout(struct ipr_cmnd *ipr_cmd)
  4507. {
  4508. struct ipr_cmnd *reset_cmd;
  4509. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  4510. struct ipr_cmd_pkt *cmd_pkt;
  4511. unsigned long lock_flags = 0;
  4512. ENTER;
  4513. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  4514. if (ipr_cmd->completion.done || ioa_cfg->in_reset_reload) {
  4515. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4516. return;
  4517. }
  4518. sdev_printk(KERN_ERR, ipr_cmd->u.sdev, "Abort timed out. Resetting bus.\n");
  4519. reset_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  4520. ipr_cmd->sibling = reset_cmd;
  4521. reset_cmd->sibling = ipr_cmd;
  4522. reset_cmd->ioarcb.res_handle = ipr_cmd->ioarcb.res_handle;
  4523. cmd_pkt = &reset_cmd->ioarcb.cmd_pkt;
  4524. cmd_pkt->request_type = IPR_RQTYPE_IOACMD;
  4525. cmd_pkt->cdb[0] = IPR_RESET_DEVICE;
  4526. cmd_pkt->cdb[2] = IPR_RESET_TYPE_SELECT | IPR_BUS_RESET;
  4527. ipr_do_req(reset_cmd, ipr_bus_reset_done, ipr_timeout, IPR_DEVICE_RESET_TIMEOUT);
  4528. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  4529. LEAVE;
  4530. }
  4531. /**
  4532. * ipr_cancel_op - Cancel specified op
  4533. * @scsi_cmd: scsi command struct
  4534. *
  4535. * This function cancels specified op.
  4536. *
  4537. * Return value:
  4538. * SUCCESS / FAILED
  4539. **/
  4540. static int ipr_cancel_op(struct scsi_cmnd *scsi_cmd)
  4541. {
  4542. struct ipr_cmnd *ipr_cmd;
  4543. struct ipr_ioa_cfg *ioa_cfg;
  4544. struct ipr_resource_entry *res;
  4545. struct ipr_cmd_pkt *cmd_pkt;
  4546. u32 ioasc, int_reg;
  4547. int op_found = 0;
  4548. struct ipr_hrr_queue *hrrq;
  4549. ENTER;
  4550. ioa_cfg = (struct ipr_ioa_cfg *)scsi_cmd->device->host->hostdata;
  4551. res = scsi_cmd->device->hostdata;
  4552. /* If we are currently going through reset/reload, return failed.
  4553. * This will force the mid-layer to call ipr_eh_host_reset,
  4554. * which will then go to sleep and wait for the reset to complete
  4555. */
  4556. if (ioa_cfg->in_reset_reload ||
  4557. ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead)
  4558. return FAILED;
  4559. if (!res)
  4560. return FAILED;
  4561. /*
  4562. * If we are aborting a timed out op, chances are that the timeout was caused
  4563. * by a still not detected EEH error. In such cases, reading a register will
  4564. * trigger the EEH recovery infrastructure.
  4565. */
  4566. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  4567. if (!ipr_is_gscsi(res))
  4568. return FAILED;
  4569. for_each_hrrq(hrrq, ioa_cfg) {
  4570. spin_lock(&hrrq->_lock);
  4571. list_for_each_entry(ipr_cmd, &hrrq->hrrq_pending_q, queue) {
  4572. if (ipr_cmd->scsi_cmd == scsi_cmd) {
  4573. ipr_cmd->done = ipr_scsi_eh_done;
  4574. op_found = 1;
  4575. break;
  4576. }
  4577. }
  4578. spin_unlock(&hrrq->_lock);
  4579. }
  4580. if (!op_found)
  4581. return SUCCESS;
  4582. ipr_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  4583. ipr_cmd->ioarcb.res_handle = res->res_handle;
  4584. cmd_pkt = &ipr_cmd->ioarcb.cmd_pkt;
  4585. cmd_pkt->request_type = IPR_RQTYPE_IOACMD;
  4586. cmd_pkt->cdb[0] = IPR_CANCEL_ALL_REQUESTS;
  4587. ipr_cmd->u.sdev = scsi_cmd->device;
  4588. scmd_printk(KERN_ERR, scsi_cmd, "Aborting command: %02X\n",
  4589. scsi_cmd->cmnd[0]);
  4590. ipr_send_blocking_cmd(ipr_cmd, ipr_abort_timeout, IPR_CANCEL_ALL_TIMEOUT);
  4591. ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  4592. /*
  4593. * If the abort task timed out and we sent a bus reset, we will get
  4594. * one the following responses to the abort
  4595. */
  4596. if (ioasc == IPR_IOASC_BUS_WAS_RESET || ioasc == IPR_IOASC_SYNC_REQUIRED) {
  4597. ioasc = 0;
  4598. ipr_trace;
  4599. }
  4600. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  4601. if (!ipr_is_naca_model(res))
  4602. res->needs_sync_complete = 1;
  4603. LEAVE;
  4604. return IPR_IOASC_SENSE_KEY(ioasc) ? FAILED : SUCCESS;
  4605. }
  4606. /**
  4607. * ipr_eh_abort - Abort a single op
  4608. * @scsi_cmd: scsi command struct
  4609. *
  4610. * Return value:
  4611. * SUCCESS / FAILED
  4612. **/
  4613. static int ipr_eh_abort(struct scsi_cmnd *scsi_cmd)
  4614. {
  4615. unsigned long flags;
  4616. int rc;
  4617. ENTER;
  4618. spin_lock_irqsave(scsi_cmd->device->host->host_lock, flags);
  4619. rc = ipr_cancel_op(scsi_cmd);
  4620. spin_unlock_irqrestore(scsi_cmd->device->host->host_lock, flags);
  4621. LEAVE;
  4622. return rc;
  4623. }
  4624. /**
  4625. * ipr_handle_other_interrupt - Handle "other" interrupts
  4626. * @ioa_cfg: ioa config struct
  4627. * @int_reg: interrupt register
  4628. *
  4629. * Return value:
  4630. * IRQ_NONE / IRQ_HANDLED
  4631. **/
  4632. static irqreturn_t ipr_handle_other_interrupt(struct ipr_ioa_cfg *ioa_cfg,
  4633. u32 int_reg)
  4634. {
  4635. irqreturn_t rc = IRQ_HANDLED;
  4636. u32 int_mask_reg;
  4637. int_mask_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg32);
  4638. int_reg &= ~int_mask_reg;
  4639. /* If an interrupt on the adapter did not occur, ignore it.
  4640. * Or in the case of SIS 64, check for a stage change interrupt.
  4641. */
  4642. if ((int_reg & IPR_PCII_OPER_INTERRUPTS) == 0) {
  4643. if (ioa_cfg->sis64) {
  4644. int_mask_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  4645. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg) & ~int_mask_reg;
  4646. if (int_reg & IPR_PCII_IPL_STAGE_CHANGE) {
  4647. /* clear stage change */
  4648. writel(IPR_PCII_IPL_STAGE_CHANGE, ioa_cfg->regs.clr_interrupt_reg);
  4649. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg) & ~int_mask_reg;
  4650. list_del(&ioa_cfg->reset_cmd->queue);
  4651. del_timer(&ioa_cfg->reset_cmd->timer);
  4652. ipr_reset_ioa_job(ioa_cfg->reset_cmd);
  4653. return IRQ_HANDLED;
  4654. }
  4655. }
  4656. return IRQ_NONE;
  4657. }
  4658. if (int_reg & IPR_PCII_IOA_TRANS_TO_OPER) {
  4659. /* Mask the interrupt */
  4660. writel(IPR_PCII_IOA_TRANS_TO_OPER, ioa_cfg->regs.set_interrupt_mask_reg);
  4661. /* Clear the interrupt */
  4662. writel(IPR_PCII_IOA_TRANS_TO_OPER, ioa_cfg->regs.clr_interrupt_reg);
  4663. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  4664. list_del(&ioa_cfg->reset_cmd->queue);
  4665. del_timer(&ioa_cfg->reset_cmd->timer);
  4666. ipr_reset_ioa_job(ioa_cfg->reset_cmd);
  4667. } else if ((int_reg & IPR_PCII_HRRQ_UPDATED) == int_reg) {
  4668. if (ioa_cfg->clear_isr) {
  4669. if (ipr_debug && printk_ratelimit())
  4670. dev_err(&ioa_cfg->pdev->dev,
  4671. "Spurious interrupt detected. 0x%08X\n", int_reg);
  4672. writel(IPR_PCII_HRRQ_UPDATED, ioa_cfg->regs.clr_interrupt_reg32);
  4673. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg32);
  4674. return IRQ_NONE;
  4675. }
  4676. } else {
  4677. if (int_reg & IPR_PCII_IOA_UNIT_CHECKED)
  4678. ioa_cfg->ioa_unit_checked = 1;
  4679. else if (int_reg & IPR_PCII_NO_HOST_RRQ)
  4680. dev_err(&ioa_cfg->pdev->dev,
  4681. "No Host RRQ. 0x%08X\n", int_reg);
  4682. else
  4683. dev_err(&ioa_cfg->pdev->dev,
  4684. "Permanent IOA failure. 0x%08X\n", int_reg);
  4685. if (WAIT_FOR_DUMP == ioa_cfg->sdt_state)
  4686. ioa_cfg->sdt_state = GET_DUMP;
  4687. ipr_mask_and_clear_interrupts(ioa_cfg, ~0);
  4688. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  4689. }
  4690. return rc;
  4691. }
  4692. /**
  4693. * ipr_isr_eh - Interrupt service routine error handler
  4694. * @ioa_cfg: ioa config struct
  4695. * @msg: message to log
  4696. *
  4697. * Return value:
  4698. * none
  4699. **/
  4700. static void ipr_isr_eh(struct ipr_ioa_cfg *ioa_cfg, char *msg, u16 number)
  4701. {
  4702. ioa_cfg->errors_logged++;
  4703. dev_err(&ioa_cfg->pdev->dev, "%s %d\n", msg, number);
  4704. if (WAIT_FOR_DUMP == ioa_cfg->sdt_state)
  4705. ioa_cfg->sdt_state = GET_DUMP;
  4706. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  4707. }
  4708. static int ipr_process_hrrq(struct ipr_hrr_queue *hrr_queue, int budget,
  4709. struct list_head *doneq)
  4710. {
  4711. u32 ioasc;
  4712. u16 cmd_index;
  4713. struct ipr_cmnd *ipr_cmd;
  4714. struct ipr_ioa_cfg *ioa_cfg = hrr_queue->ioa_cfg;
  4715. int num_hrrq = 0;
  4716. /* If interrupts are disabled, ignore the interrupt */
  4717. if (!hrr_queue->allow_interrupts)
  4718. return 0;
  4719. while ((be32_to_cpu(*hrr_queue->hrrq_curr) & IPR_HRRQ_TOGGLE_BIT) ==
  4720. hrr_queue->toggle_bit) {
  4721. cmd_index = (be32_to_cpu(*hrr_queue->hrrq_curr) &
  4722. IPR_HRRQ_REQ_RESP_HANDLE_MASK) >>
  4723. IPR_HRRQ_REQ_RESP_HANDLE_SHIFT;
  4724. if (unlikely(cmd_index > hrr_queue->max_cmd_id ||
  4725. cmd_index < hrr_queue->min_cmd_id)) {
  4726. ipr_isr_eh(ioa_cfg,
  4727. "Invalid response handle from IOA: ",
  4728. cmd_index);
  4729. break;
  4730. }
  4731. ipr_cmd = ioa_cfg->ipr_cmnd_list[cmd_index];
  4732. ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  4733. ipr_trc_hook(ipr_cmd, IPR_TRACE_FINISH, ioasc);
  4734. list_move_tail(&ipr_cmd->queue, doneq);
  4735. if (hrr_queue->hrrq_curr < hrr_queue->hrrq_end) {
  4736. hrr_queue->hrrq_curr++;
  4737. } else {
  4738. hrr_queue->hrrq_curr = hrr_queue->hrrq_start;
  4739. hrr_queue->toggle_bit ^= 1u;
  4740. }
  4741. num_hrrq++;
  4742. if (budget > 0 && num_hrrq >= budget)
  4743. break;
  4744. }
  4745. return num_hrrq;
  4746. }
  4747. static int ipr_iopoll(struct blk_iopoll *iop, int budget)
  4748. {
  4749. struct ipr_ioa_cfg *ioa_cfg;
  4750. struct ipr_hrr_queue *hrrq;
  4751. struct ipr_cmnd *ipr_cmd, *temp;
  4752. unsigned long hrrq_flags;
  4753. int completed_ops;
  4754. LIST_HEAD(doneq);
  4755. hrrq = container_of(iop, struct ipr_hrr_queue, iopoll);
  4756. ioa_cfg = hrrq->ioa_cfg;
  4757. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  4758. completed_ops = ipr_process_hrrq(hrrq, budget, &doneq);
  4759. if (completed_ops < budget)
  4760. blk_iopoll_complete(iop);
  4761. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4762. list_for_each_entry_safe(ipr_cmd, temp, &doneq, queue) {
  4763. list_del(&ipr_cmd->queue);
  4764. del_timer(&ipr_cmd->timer);
  4765. ipr_cmd->fast_done(ipr_cmd);
  4766. }
  4767. return completed_ops;
  4768. }
  4769. /**
  4770. * ipr_isr - Interrupt service routine
  4771. * @irq: irq number
  4772. * @devp: pointer to ioa config struct
  4773. *
  4774. * Return value:
  4775. * IRQ_NONE / IRQ_HANDLED
  4776. **/
  4777. static irqreturn_t ipr_isr(int irq, void *devp)
  4778. {
  4779. struct ipr_hrr_queue *hrrq = (struct ipr_hrr_queue *)devp;
  4780. struct ipr_ioa_cfg *ioa_cfg = hrrq->ioa_cfg;
  4781. unsigned long hrrq_flags = 0;
  4782. u32 int_reg = 0;
  4783. int num_hrrq = 0;
  4784. int irq_none = 0;
  4785. struct ipr_cmnd *ipr_cmd, *temp;
  4786. irqreturn_t rc = IRQ_NONE;
  4787. LIST_HEAD(doneq);
  4788. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  4789. /* If interrupts are disabled, ignore the interrupt */
  4790. if (!hrrq->allow_interrupts) {
  4791. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4792. return IRQ_NONE;
  4793. }
  4794. while (1) {
  4795. if (ipr_process_hrrq(hrrq, -1, &doneq)) {
  4796. rc = IRQ_HANDLED;
  4797. if (!ioa_cfg->clear_isr)
  4798. break;
  4799. /* Clear the PCI interrupt */
  4800. num_hrrq = 0;
  4801. do {
  4802. writel(IPR_PCII_HRRQ_UPDATED,
  4803. ioa_cfg->regs.clr_interrupt_reg32);
  4804. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg32);
  4805. } while (int_reg & IPR_PCII_HRRQ_UPDATED &&
  4806. num_hrrq++ < IPR_MAX_HRRQ_RETRIES);
  4807. } else if (rc == IRQ_NONE && irq_none == 0) {
  4808. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg32);
  4809. irq_none++;
  4810. } else if (num_hrrq == IPR_MAX_HRRQ_RETRIES &&
  4811. int_reg & IPR_PCII_HRRQ_UPDATED) {
  4812. ipr_isr_eh(ioa_cfg,
  4813. "Error clearing HRRQ: ", num_hrrq);
  4814. rc = IRQ_HANDLED;
  4815. break;
  4816. } else
  4817. break;
  4818. }
  4819. if (unlikely(rc == IRQ_NONE))
  4820. rc = ipr_handle_other_interrupt(ioa_cfg, int_reg);
  4821. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4822. list_for_each_entry_safe(ipr_cmd, temp, &doneq, queue) {
  4823. list_del(&ipr_cmd->queue);
  4824. del_timer(&ipr_cmd->timer);
  4825. ipr_cmd->fast_done(ipr_cmd);
  4826. }
  4827. return rc;
  4828. }
  4829. /**
  4830. * ipr_isr_mhrrq - Interrupt service routine
  4831. * @irq: irq number
  4832. * @devp: pointer to ioa config struct
  4833. *
  4834. * Return value:
  4835. * IRQ_NONE / IRQ_HANDLED
  4836. **/
  4837. static irqreturn_t ipr_isr_mhrrq(int irq, void *devp)
  4838. {
  4839. struct ipr_hrr_queue *hrrq = (struct ipr_hrr_queue *)devp;
  4840. struct ipr_ioa_cfg *ioa_cfg = hrrq->ioa_cfg;
  4841. unsigned long hrrq_flags = 0;
  4842. struct ipr_cmnd *ipr_cmd, *temp;
  4843. irqreturn_t rc = IRQ_NONE;
  4844. LIST_HEAD(doneq);
  4845. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  4846. /* If interrupts are disabled, ignore the interrupt */
  4847. if (!hrrq->allow_interrupts) {
  4848. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4849. return IRQ_NONE;
  4850. }
  4851. if (ioa_cfg->iopoll_weight && ioa_cfg->sis64 && ioa_cfg->nvectors > 1) {
  4852. if ((be32_to_cpu(*hrrq->hrrq_curr) & IPR_HRRQ_TOGGLE_BIT) ==
  4853. hrrq->toggle_bit) {
  4854. if (!blk_iopoll_sched_prep(&hrrq->iopoll))
  4855. blk_iopoll_sched(&hrrq->iopoll);
  4856. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4857. return IRQ_HANDLED;
  4858. }
  4859. } else {
  4860. if ((be32_to_cpu(*hrrq->hrrq_curr) & IPR_HRRQ_TOGGLE_BIT) ==
  4861. hrrq->toggle_bit)
  4862. if (ipr_process_hrrq(hrrq, -1, &doneq))
  4863. rc = IRQ_HANDLED;
  4864. }
  4865. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  4866. list_for_each_entry_safe(ipr_cmd, temp, &doneq, queue) {
  4867. list_del(&ipr_cmd->queue);
  4868. del_timer(&ipr_cmd->timer);
  4869. ipr_cmd->fast_done(ipr_cmd);
  4870. }
  4871. return rc;
  4872. }
  4873. /**
  4874. * ipr_build_ioadl64 - Build a scatter/gather list and map the buffer
  4875. * @ioa_cfg: ioa config struct
  4876. * @ipr_cmd: ipr command struct
  4877. *
  4878. * Return value:
  4879. * 0 on success / -1 on failure
  4880. **/
  4881. static int ipr_build_ioadl64(struct ipr_ioa_cfg *ioa_cfg,
  4882. struct ipr_cmnd *ipr_cmd)
  4883. {
  4884. int i, nseg;
  4885. struct scatterlist *sg;
  4886. u32 length;
  4887. u32 ioadl_flags = 0;
  4888. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  4889. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  4890. struct ipr_ioadl64_desc *ioadl64 = ipr_cmd->i.ioadl64;
  4891. length = scsi_bufflen(scsi_cmd);
  4892. if (!length)
  4893. return 0;
  4894. nseg = scsi_dma_map(scsi_cmd);
  4895. if (nseg < 0) {
  4896. if (printk_ratelimit())
  4897. dev_err(&ioa_cfg->pdev->dev, "pci_map_sg failed!\n");
  4898. return -1;
  4899. }
  4900. ipr_cmd->dma_use_sg = nseg;
  4901. ioarcb->data_transfer_length = cpu_to_be32(length);
  4902. ioarcb->ioadl_len =
  4903. cpu_to_be32(sizeof(struct ipr_ioadl64_desc) * ipr_cmd->dma_use_sg);
  4904. if (scsi_cmd->sc_data_direction == DMA_TO_DEVICE) {
  4905. ioadl_flags = IPR_IOADL_FLAGS_WRITE;
  4906. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  4907. } else if (scsi_cmd->sc_data_direction == DMA_FROM_DEVICE)
  4908. ioadl_flags = IPR_IOADL_FLAGS_READ;
  4909. scsi_for_each_sg(scsi_cmd, sg, ipr_cmd->dma_use_sg, i) {
  4910. ioadl64[i].flags = cpu_to_be32(ioadl_flags);
  4911. ioadl64[i].data_len = cpu_to_be32(sg_dma_len(sg));
  4912. ioadl64[i].address = cpu_to_be64(sg_dma_address(sg));
  4913. }
  4914. ioadl64[i-1].flags |= cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  4915. return 0;
  4916. }
  4917. /**
  4918. * ipr_build_ioadl - Build a scatter/gather list and map the buffer
  4919. * @ioa_cfg: ioa config struct
  4920. * @ipr_cmd: ipr command struct
  4921. *
  4922. * Return value:
  4923. * 0 on success / -1 on failure
  4924. **/
  4925. static int ipr_build_ioadl(struct ipr_ioa_cfg *ioa_cfg,
  4926. struct ipr_cmnd *ipr_cmd)
  4927. {
  4928. int i, nseg;
  4929. struct scatterlist *sg;
  4930. u32 length;
  4931. u32 ioadl_flags = 0;
  4932. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  4933. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  4934. struct ipr_ioadl_desc *ioadl = ipr_cmd->i.ioadl;
  4935. length = scsi_bufflen(scsi_cmd);
  4936. if (!length)
  4937. return 0;
  4938. nseg = scsi_dma_map(scsi_cmd);
  4939. if (nseg < 0) {
  4940. dev_err(&ioa_cfg->pdev->dev, "pci_map_sg failed!\n");
  4941. return -1;
  4942. }
  4943. ipr_cmd->dma_use_sg = nseg;
  4944. if (scsi_cmd->sc_data_direction == DMA_TO_DEVICE) {
  4945. ioadl_flags = IPR_IOADL_FLAGS_WRITE;
  4946. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  4947. ioarcb->data_transfer_length = cpu_to_be32(length);
  4948. ioarcb->ioadl_len =
  4949. cpu_to_be32(sizeof(struct ipr_ioadl_desc) * ipr_cmd->dma_use_sg);
  4950. } else if (scsi_cmd->sc_data_direction == DMA_FROM_DEVICE) {
  4951. ioadl_flags = IPR_IOADL_FLAGS_READ;
  4952. ioarcb->read_data_transfer_length = cpu_to_be32(length);
  4953. ioarcb->read_ioadl_len =
  4954. cpu_to_be32(sizeof(struct ipr_ioadl_desc) * ipr_cmd->dma_use_sg);
  4955. }
  4956. if (ipr_cmd->dma_use_sg <= ARRAY_SIZE(ioarcb->u.add_data.u.ioadl)) {
  4957. ioadl = ioarcb->u.add_data.u.ioadl;
  4958. ioarcb->write_ioadl_addr = cpu_to_be32((ipr_cmd->dma_addr) +
  4959. offsetof(struct ipr_ioarcb, u.add_data));
  4960. ioarcb->read_ioadl_addr = ioarcb->write_ioadl_addr;
  4961. }
  4962. scsi_for_each_sg(scsi_cmd, sg, ipr_cmd->dma_use_sg, i) {
  4963. ioadl[i].flags_and_data_len =
  4964. cpu_to_be32(ioadl_flags | sg_dma_len(sg));
  4965. ioadl[i].address = cpu_to_be32(sg_dma_address(sg));
  4966. }
  4967. ioadl[i-1].flags_and_data_len |= cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  4968. return 0;
  4969. }
  4970. /**
  4971. * ipr_erp_done - Process completion of ERP for a device
  4972. * @ipr_cmd: ipr command struct
  4973. *
  4974. * This function copies the sense buffer into the scsi_cmd
  4975. * struct and pushes the scsi_done function.
  4976. *
  4977. * Return value:
  4978. * nothing
  4979. **/
  4980. static void ipr_erp_done(struct ipr_cmnd *ipr_cmd)
  4981. {
  4982. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  4983. struct ipr_resource_entry *res = scsi_cmd->device->hostdata;
  4984. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  4985. if (IPR_IOASC_SENSE_KEY(ioasc) > 0) {
  4986. scsi_cmd->result |= (DID_ERROR << 16);
  4987. scmd_printk(KERN_ERR, scsi_cmd,
  4988. "Request Sense failed with IOASC: 0x%08X\n", ioasc);
  4989. } else {
  4990. memcpy(scsi_cmd->sense_buffer, ipr_cmd->sense_buffer,
  4991. SCSI_SENSE_BUFFERSIZE);
  4992. }
  4993. if (res) {
  4994. if (!ipr_is_naca_model(res))
  4995. res->needs_sync_complete = 1;
  4996. res->in_erp = 0;
  4997. }
  4998. scsi_dma_unmap(ipr_cmd->scsi_cmd);
  4999. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5000. scsi_cmd->scsi_done(scsi_cmd);
  5001. }
  5002. /**
  5003. * ipr_reinit_ipr_cmnd_for_erp - Re-initialize a cmnd block to be used for ERP
  5004. * @ipr_cmd: ipr command struct
  5005. *
  5006. * Return value:
  5007. * none
  5008. **/
  5009. static void ipr_reinit_ipr_cmnd_for_erp(struct ipr_cmnd *ipr_cmd)
  5010. {
  5011. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  5012. struct ipr_ioasa *ioasa = &ipr_cmd->s.ioasa;
  5013. dma_addr_t dma_addr = ipr_cmd->dma_addr;
  5014. memset(&ioarcb->cmd_pkt, 0, sizeof(struct ipr_cmd_pkt));
  5015. ioarcb->data_transfer_length = 0;
  5016. ioarcb->read_data_transfer_length = 0;
  5017. ioarcb->ioadl_len = 0;
  5018. ioarcb->read_ioadl_len = 0;
  5019. ioasa->hdr.ioasc = 0;
  5020. ioasa->hdr.residual_data_len = 0;
  5021. if (ipr_cmd->ioa_cfg->sis64)
  5022. ioarcb->u.sis64_addr_data.data_ioadl_addr =
  5023. cpu_to_be64(dma_addr + offsetof(struct ipr_cmnd, i.ioadl64));
  5024. else {
  5025. ioarcb->write_ioadl_addr =
  5026. cpu_to_be32(dma_addr + offsetof(struct ipr_cmnd, i.ioadl));
  5027. ioarcb->read_ioadl_addr = ioarcb->write_ioadl_addr;
  5028. }
  5029. }
  5030. /**
  5031. * ipr_erp_request_sense - Send request sense to a device
  5032. * @ipr_cmd: ipr command struct
  5033. *
  5034. * This function sends a request sense to a device as a result
  5035. * of a check condition.
  5036. *
  5037. * Return value:
  5038. * nothing
  5039. **/
  5040. static void ipr_erp_request_sense(struct ipr_cmnd *ipr_cmd)
  5041. {
  5042. struct ipr_cmd_pkt *cmd_pkt = &ipr_cmd->ioarcb.cmd_pkt;
  5043. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  5044. if (IPR_IOASC_SENSE_KEY(ioasc) > 0) {
  5045. ipr_erp_done(ipr_cmd);
  5046. return;
  5047. }
  5048. ipr_reinit_ipr_cmnd_for_erp(ipr_cmd);
  5049. cmd_pkt->request_type = IPR_RQTYPE_SCSICDB;
  5050. cmd_pkt->cdb[0] = REQUEST_SENSE;
  5051. cmd_pkt->cdb[4] = SCSI_SENSE_BUFFERSIZE;
  5052. cmd_pkt->flags_hi |= IPR_FLAGS_HI_SYNC_OVERRIDE;
  5053. cmd_pkt->flags_hi |= IPR_FLAGS_HI_NO_ULEN_CHK;
  5054. cmd_pkt->timeout = cpu_to_be16(IPR_REQUEST_SENSE_TIMEOUT / HZ);
  5055. ipr_init_ioadl(ipr_cmd, ipr_cmd->sense_buffer_dma,
  5056. SCSI_SENSE_BUFFERSIZE, IPR_IOADL_FLAGS_READ_LAST);
  5057. ipr_do_req(ipr_cmd, ipr_erp_done, ipr_timeout,
  5058. IPR_REQUEST_SENSE_TIMEOUT * 2);
  5059. }
  5060. /**
  5061. * ipr_erp_cancel_all - Send cancel all to a device
  5062. * @ipr_cmd: ipr command struct
  5063. *
  5064. * This function sends a cancel all to a device to clear the
  5065. * queue. If we are running TCQ on the device, QERR is set to 1,
  5066. * which means all outstanding ops have been dropped on the floor.
  5067. * Cancel all will return them to us.
  5068. *
  5069. * Return value:
  5070. * nothing
  5071. **/
  5072. static void ipr_erp_cancel_all(struct ipr_cmnd *ipr_cmd)
  5073. {
  5074. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  5075. struct ipr_resource_entry *res = scsi_cmd->device->hostdata;
  5076. struct ipr_cmd_pkt *cmd_pkt;
  5077. res->in_erp = 1;
  5078. ipr_reinit_ipr_cmnd_for_erp(ipr_cmd);
  5079. if (!scsi_get_tag_type(scsi_cmd->device)) {
  5080. ipr_erp_request_sense(ipr_cmd);
  5081. return;
  5082. }
  5083. cmd_pkt = &ipr_cmd->ioarcb.cmd_pkt;
  5084. cmd_pkt->request_type = IPR_RQTYPE_IOACMD;
  5085. cmd_pkt->cdb[0] = IPR_CANCEL_ALL_REQUESTS;
  5086. ipr_do_req(ipr_cmd, ipr_erp_request_sense, ipr_timeout,
  5087. IPR_CANCEL_ALL_TIMEOUT);
  5088. }
  5089. /**
  5090. * ipr_dump_ioasa - Dump contents of IOASA
  5091. * @ioa_cfg: ioa config struct
  5092. * @ipr_cmd: ipr command struct
  5093. * @res: resource entry struct
  5094. *
  5095. * This function is invoked by the interrupt handler when ops
  5096. * fail. It will log the IOASA if appropriate. Only called
  5097. * for GPDD ops.
  5098. *
  5099. * Return value:
  5100. * none
  5101. **/
  5102. static void ipr_dump_ioasa(struct ipr_ioa_cfg *ioa_cfg,
  5103. struct ipr_cmnd *ipr_cmd, struct ipr_resource_entry *res)
  5104. {
  5105. int i;
  5106. u16 data_len;
  5107. u32 ioasc, fd_ioasc;
  5108. struct ipr_ioasa *ioasa = &ipr_cmd->s.ioasa;
  5109. __be32 *ioasa_data = (__be32 *)ioasa;
  5110. int error_index;
  5111. ioasc = be32_to_cpu(ioasa->hdr.ioasc) & IPR_IOASC_IOASC_MASK;
  5112. fd_ioasc = be32_to_cpu(ioasa->hdr.fd_ioasc) & IPR_IOASC_IOASC_MASK;
  5113. if (0 == ioasc)
  5114. return;
  5115. if (ioa_cfg->log_level < IPR_DEFAULT_LOG_LEVEL)
  5116. return;
  5117. if (ioasc == IPR_IOASC_BUS_WAS_RESET && fd_ioasc)
  5118. error_index = ipr_get_error(fd_ioasc);
  5119. else
  5120. error_index = ipr_get_error(ioasc);
  5121. if (ioa_cfg->log_level < IPR_MAX_LOG_LEVEL) {
  5122. /* Don't log an error if the IOA already logged one */
  5123. if (ioasa->hdr.ilid != 0)
  5124. return;
  5125. if (!ipr_is_gscsi(res))
  5126. return;
  5127. if (ipr_error_table[error_index].log_ioasa == 0)
  5128. return;
  5129. }
  5130. ipr_res_err(ioa_cfg, res, "%s\n", ipr_error_table[error_index].error);
  5131. data_len = be16_to_cpu(ioasa->hdr.ret_stat_len);
  5132. if (ioa_cfg->sis64 && sizeof(struct ipr_ioasa64) < data_len)
  5133. data_len = sizeof(struct ipr_ioasa64);
  5134. else if (!ioa_cfg->sis64 && sizeof(struct ipr_ioasa) < data_len)
  5135. data_len = sizeof(struct ipr_ioasa);
  5136. ipr_err("IOASA Dump:\n");
  5137. for (i = 0; i < data_len / 4; i += 4) {
  5138. ipr_err("%08X: %08X %08X %08X %08X\n", i*4,
  5139. be32_to_cpu(ioasa_data[i]),
  5140. be32_to_cpu(ioasa_data[i+1]),
  5141. be32_to_cpu(ioasa_data[i+2]),
  5142. be32_to_cpu(ioasa_data[i+3]));
  5143. }
  5144. }
  5145. /**
  5146. * ipr_gen_sense - Generate SCSI sense data from an IOASA
  5147. * @ioasa: IOASA
  5148. * @sense_buf: sense data buffer
  5149. *
  5150. * Return value:
  5151. * none
  5152. **/
  5153. static void ipr_gen_sense(struct ipr_cmnd *ipr_cmd)
  5154. {
  5155. u32 failing_lba;
  5156. u8 *sense_buf = ipr_cmd->scsi_cmd->sense_buffer;
  5157. struct ipr_resource_entry *res = ipr_cmd->scsi_cmd->device->hostdata;
  5158. struct ipr_ioasa *ioasa = &ipr_cmd->s.ioasa;
  5159. u32 ioasc = be32_to_cpu(ioasa->hdr.ioasc);
  5160. memset(sense_buf, 0, SCSI_SENSE_BUFFERSIZE);
  5161. if (ioasc >= IPR_FIRST_DRIVER_IOASC)
  5162. return;
  5163. ipr_cmd->scsi_cmd->result = SAM_STAT_CHECK_CONDITION;
  5164. if (ipr_is_vset_device(res) &&
  5165. ioasc == IPR_IOASC_MED_DO_NOT_REALLOC &&
  5166. ioasa->u.vset.failing_lba_hi != 0) {
  5167. sense_buf[0] = 0x72;
  5168. sense_buf[1] = IPR_IOASC_SENSE_KEY(ioasc);
  5169. sense_buf[2] = IPR_IOASC_SENSE_CODE(ioasc);
  5170. sense_buf[3] = IPR_IOASC_SENSE_QUAL(ioasc);
  5171. sense_buf[7] = 12;
  5172. sense_buf[8] = 0;
  5173. sense_buf[9] = 0x0A;
  5174. sense_buf[10] = 0x80;
  5175. failing_lba = be32_to_cpu(ioasa->u.vset.failing_lba_hi);
  5176. sense_buf[12] = (failing_lba & 0xff000000) >> 24;
  5177. sense_buf[13] = (failing_lba & 0x00ff0000) >> 16;
  5178. sense_buf[14] = (failing_lba & 0x0000ff00) >> 8;
  5179. sense_buf[15] = failing_lba & 0x000000ff;
  5180. failing_lba = be32_to_cpu(ioasa->u.vset.failing_lba_lo);
  5181. sense_buf[16] = (failing_lba & 0xff000000) >> 24;
  5182. sense_buf[17] = (failing_lba & 0x00ff0000) >> 16;
  5183. sense_buf[18] = (failing_lba & 0x0000ff00) >> 8;
  5184. sense_buf[19] = failing_lba & 0x000000ff;
  5185. } else {
  5186. sense_buf[0] = 0x70;
  5187. sense_buf[2] = IPR_IOASC_SENSE_KEY(ioasc);
  5188. sense_buf[12] = IPR_IOASC_SENSE_CODE(ioasc);
  5189. sense_buf[13] = IPR_IOASC_SENSE_QUAL(ioasc);
  5190. /* Illegal request */
  5191. if ((IPR_IOASC_SENSE_KEY(ioasc) == 0x05) &&
  5192. (be32_to_cpu(ioasa->hdr.ioasc_specific) & IPR_FIELD_POINTER_VALID)) {
  5193. sense_buf[7] = 10; /* additional length */
  5194. /* IOARCB was in error */
  5195. if (IPR_IOASC_SENSE_CODE(ioasc) == 0x24)
  5196. sense_buf[15] = 0xC0;
  5197. else /* Parameter data was invalid */
  5198. sense_buf[15] = 0x80;
  5199. sense_buf[16] =
  5200. ((IPR_FIELD_POINTER_MASK &
  5201. be32_to_cpu(ioasa->hdr.ioasc_specific)) >> 8) & 0xff;
  5202. sense_buf[17] =
  5203. (IPR_FIELD_POINTER_MASK &
  5204. be32_to_cpu(ioasa->hdr.ioasc_specific)) & 0xff;
  5205. } else {
  5206. if (ioasc == IPR_IOASC_MED_DO_NOT_REALLOC) {
  5207. if (ipr_is_vset_device(res))
  5208. failing_lba = be32_to_cpu(ioasa->u.vset.failing_lba_lo);
  5209. else
  5210. failing_lba = be32_to_cpu(ioasa->u.dasd.failing_lba);
  5211. sense_buf[0] |= 0x80; /* Or in the Valid bit */
  5212. sense_buf[3] = (failing_lba & 0xff000000) >> 24;
  5213. sense_buf[4] = (failing_lba & 0x00ff0000) >> 16;
  5214. sense_buf[5] = (failing_lba & 0x0000ff00) >> 8;
  5215. sense_buf[6] = failing_lba & 0x000000ff;
  5216. }
  5217. sense_buf[7] = 6; /* additional length */
  5218. }
  5219. }
  5220. }
  5221. /**
  5222. * ipr_get_autosense - Copy autosense data to sense buffer
  5223. * @ipr_cmd: ipr command struct
  5224. *
  5225. * This function copies the autosense buffer to the buffer
  5226. * in the scsi_cmd, if there is autosense available.
  5227. *
  5228. * Return value:
  5229. * 1 if autosense was available / 0 if not
  5230. **/
  5231. static int ipr_get_autosense(struct ipr_cmnd *ipr_cmd)
  5232. {
  5233. struct ipr_ioasa *ioasa = &ipr_cmd->s.ioasa;
  5234. struct ipr_ioasa64 *ioasa64 = &ipr_cmd->s.ioasa64;
  5235. if ((be32_to_cpu(ioasa->hdr.ioasc_specific) & IPR_AUTOSENSE_VALID) == 0)
  5236. return 0;
  5237. if (ipr_cmd->ioa_cfg->sis64)
  5238. memcpy(ipr_cmd->scsi_cmd->sense_buffer, ioasa64->auto_sense.data,
  5239. min_t(u16, be16_to_cpu(ioasa64->auto_sense.auto_sense_len),
  5240. SCSI_SENSE_BUFFERSIZE));
  5241. else
  5242. memcpy(ipr_cmd->scsi_cmd->sense_buffer, ioasa->auto_sense.data,
  5243. min_t(u16, be16_to_cpu(ioasa->auto_sense.auto_sense_len),
  5244. SCSI_SENSE_BUFFERSIZE));
  5245. return 1;
  5246. }
  5247. /**
  5248. * ipr_erp_start - Process an error response for a SCSI op
  5249. * @ioa_cfg: ioa config struct
  5250. * @ipr_cmd: ipr command struct
  5251. *
  5252. * This function determines whether or not to initiate ERP
  5253. * on the affected device.
  5254. *
  5255. * Return value:
  5256. * nothing
  5257. **/
  5258. static void ipr_erp_start(struct ipr_ioa_cfg *ioa_cfg,
  5259. struct ipr_cmnd *ipr_cmd)
  5260. {
  5261. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  5262. struct ipr_resource_entry *res = scsi_cmd->device->hostdata;
  5263. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  5264. u32 masked_ioasc = ioasc & IPR_IOASC_IOASC_MASK;
  5265. if (!res) {
  5266. ipr_scsi_eh_done(ipr_cmd);
  5267. return;
  5268. }
  5269. if (!ipr_is_gscsi(res) && masked_ioasc != IPR_IOASC_HW_DEV_BUS_STATUS)
  5270. ipr_gen_sense(ipr_cmd);
  5271. ipr_dump_ioasa(ioa_cfg, ipr_cmd, res);
  5272. switch (masked_ioasc) {
  5273. case IPR_IOASC_ABORTED_CMD_TERM_BY_HOST:
  5274. if (ipr_is_naca_model(res))
  5275. scsi_cmd->result |= (DID_ABORT << 16);
  5276. else
  5277. scsi_cmd->result |= (DID_IMM_RETRY << 16);
  5278. break;
  5279. case IPR_IOASC_IR_RESOURCE_HANDLE:
  5280. case IPR_IOASC_IR_NO_CMDS_TO_2ND_IOA:
  5281. scsi_cmd->result |= (DID_NO_CONNECT << 16);
  5282. break;
  5283. case IPR_IOASC_HW_SEL_TIMEOUT:
  5284. scsi_cmd->result |= (DID_NO_CONNECT << 16);
  5285. if (!ipr_is_naca_model(res))
  5286. res->needs_sync_complete = 1;
  5287. break;
  5288. case IPR_IOASC_SYNC_REQUIRED:
  5289. if (!res->in_erp)
  5290. res->needs_sync_complete = 1;
  5291. scsi_cmd->result |= (DID_IMM_RETRY << 16);
  5292. break;
  5293. case IPR_IOASC_MED_DO_NOT_REALLOC: /* prevent retries */
  5294. case IPR_IOASA_IR_DUAL_IOA_DISABLED:
  5295. scsi_cmd->result |= (DID_PASSTHROUGH << 16);
  5296. break;
  5297. case IPR_IOASC_BUS_WAS_RESET:
  5298. case IPR_IOASC_BUS_WAS_RESET_BY_OTHER:
  5299. /*
  5300. * Report the bus reset and ask for a retry. The device
  5301. * will give CC/UA the next command.
  5302. */
  5303. if (!res->resetting_device)
  5304. scsi_report_bus_reset(ioa_cfg->host, scsi_cmd->device->channel);
  5305. scsi_cmd->result |= (DID_ERROR << 16);
  5306. if (!ipr_is_naca_model(res))
  5307. res->needs_sync_complete = 1;
  5308. break;
  5309. case IPR_IOASC_HW_DEV_BUS_STATUS:
  5310. scsi_cmd->result |= IPR_IOASC_SENSE_STATUS(ioasc);
  5311. if (IPR_IOASC_SENSE_STATUS(ioasc) == SAM_STAT_CHECK_CONDITION) {
  5312. if (!ipr_get_autosense(ipr_cmd)) {
  5313. if (!ipr_is_naca_model(res)) {
  5314. ipr_erp_cancel_all(ipr_cmd);
  5315. return;
  5316. }
  5317. }
  5318. }
  5319. if (!ipr_is_naca_model(res))
  5320. res->needs_sync_complete = 1;
  5321. break;
  5322. case IPR_IOASC_NR_INIT_CMD_REQUIRED:
  5323. break;
  5324. default:
  5325. if (IPR_IOASC_SENSE_KEY(ioasc) > RECOVERED_ERROR)
  5326. scsi_cmd->result |= (DID_ERROR << 16);
  5327. if (!ipr_is_vset_device(res) && !ipr_is_naca_model(res))
  5328. res->needs_sync_complete = 1;
  5329. break;
  5330. }
  5331. scsi_dma_unmap(ipr_cmd->scsi_cmd);
  5332. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5333. scsi_cmd->scsi_done(scsi_cmd);
  5334. }
  5335. /**
  5336. * ipr_scsi_done - mid-layer done function
  5337. * @ipr_cmd: ipr command struct
  5338. *
  5339. * This function is invoked by the interrupt handler for
  5340. * ops generated by the SCSI mid-layer
  5341. *
  5342. * Return value:
  5343. * none
  5344. **/
  5345. static void ipr_scsi_done(struct ipr_cmnd *ipr_cmd)
  5346. {
  5347. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  5348. struct scsi_cmnd *scsi_cmd = ipr_cmd->scsi_cmd;
  5349. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  5350. unsigned long hrrq_flags;
  5351. scsi_set_resid(scsi_cmd, be32_to_cpu(ipr_cmd->s.ioasa.hdr.residual_data_len));
  5352. if (likely(IPR_IOASC_SENSE_KEY(ioasc) == 0)) {
  5353. scsi_dma_unmap(scsi_cmd);
  5354. spin_lock_irqsave(ipr_cmd->hrrq->lock, hrrq_flags);
  5355. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5356. scsi_cmd->scsi_done(scsi_cmd);
  5357. spin_unlock_irqrestore(ipr_cmd->hrrq->lock, hrrq_flags);
  5358. } else {
  5359. spin_lock_irqsave(ipr_cmd->hrrq->lock, hrrq_flags);
  5360. ipr_erp_start(ioa_cfg, ipr_cmd);
  5361. spin_unlock_irqrestore(ipr_cmd->hrrq->lock, hrrq_flags);
  5362. }
  5363. }
  5364. /**
  5365. * ipr_queuecommand - Queue a mid-layer request
  5366. * @shost: scsi host struct
  5367. * @scsi_cmd: scsi command struct
  5368. *
  5369. * This function queues a request generated by the mid-layer.
  5370. *
  5371. * Return value:
  5372. * 0 on success
  5373. * SCSI_MLQUEUE_DEVICE_BUSY if device is busy
  5374. * SCSI_MLQUEUE_HOST_BUSY if host is busy
  5375. **/
  5376. static int ipr_queuecommand(struct Scsi_Host *shost,
  5377. struct scsi_cmnd *scsi_cmd)
  5378. {
  5379. struct ipr_ioa_cfg *ioa_cfg;
  5380. struct ipr_resource_entry *res;
  5381. struct ipr_ioarcb *ioarcb;
  5382. struct ipr_cmnd *ipr_cmd;
  5383. unsigned long hrrq_flags, lock_flags;
  5384. int rc;
  5385. struct ipr_hrr_queue *hrrq;
  5386. int hrrq_id;
  5387. ioa_cfg = (struct ipr_ioa_cfg *)shost->hostdata;
  5388. scsi_cmd->result = (DID_OK << 16);
  5389. res = scsi_cmd->device->hostdata;
  5390. if (ipr_is_gata(res) && res->sata_port) {
  5391. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  5392. rc = ata_sas_queuecmd(scsi_cmd, res->sata_port->ap);
  5393. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  5394. return rc;
  5395. }
  5396. hrrq_id = ipr_get_hrrq_index(ioa_cfg);
  5397. hrrq = &ioa_cfg->hrrq[hrrq_id];
  5398. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  5399. /*
  5400. * We are currently blocking all devices due to a host reset
  5401. * We have told the host to stop giving us new requests, but
  5402. * ERP ops don't count. FIXME
  5403. */
  5404. if (unlikely(!hrrq->allow_cmds && !hrrq->ioa_is_dead && !hrrq->removing_ioa)) {
  5405. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5406. return SCSI_MLQUEUE_HOST_BUSY;
  5407. }
  5408. /*
  5409. * FIXME - Create scsi_set_host_offline interface
  5410. * and the ioa_is_dead check can be removed
  5411. */
  5412. if (unlikely(hrrq->ioa_is_dead || hrrq->removing_ioa || !res)) {
  5413. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5414. goto err_nodev;
  5415. }
  5416. ipr_cmd = __ipr_get_free_ipr_cmnd(hrrq);
  5417. if (ipr_cmd == NULL) {
  5418. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5419. return SCSI_MLQUEUE_HOST_BUSY;
  5420. }
  5421. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5422. ipr_init_ipr_cmnd(ipr_cmd, ipr_scsi_done);
  5423. ioarcb = &ipr_cmd->ioarcb;
  5424. memcpy(ioarcb->cmd_pkt.cdb, scsi_cmd->cmnd, scsi_cmd->cmd_len);
  5425. ipr_cmd->scsi_cmd = scsi_cmd;
  5426. ipr_cmd->done = ipr_scsi_eh_done;
  5427. if (ipr_is_gscsi(res) || ipr_is_vset_device(res)) {
  5428. if (scsi_cmd->underflow == 0)
  5429. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_NO_ULEN_CHK;
  5430. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_NO_LINK_DESC;
  5431. if (ipr_is_gscsi(res) && res->reset_occurred) {
  5432. res->reset_occurred = 0;
  5433. ioarcb->cmd_pkt.flags_lo |= IPR_FLAGS_LO_DELAY_AFTER_RST;
  5434. }
  5435. ioarcb->cmd_pkt.flags_lo |= IPR_FLAGS_LO_ALIGNED_BFR;
  5436. if (scsi_cmd->flags & SCMD_TAGGED)
  5437. ioarcb->cmd_pkt.flags_lo |= IPR_FLAGS_LO_SIMPLE_TASK;
  5438. else
  5439. ioarcb->cmd_pkt.flags_lo |= IPR_FLAGS_LO_UNTAGGED_TASK;
  5440. }
  5441. if (scsi_cmd->cmnd[0] >= 0xC0 &&
  5442. (!ipr_is_gscsi(res) || scsi_cmd->cmnd[0] == IPR_QUERY_RSRC_STATE)) {
  5443. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  5444. }
  5445. if (ioa_cfg->sis64)
  5446. rc = ipr_build_ioadl64(ioa_cfg, ipr_cmd);
  5447. else
  5448. rc = ipr_build_ioadl(ioa_cfg, ipr_cmd);
  5449. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  5450. if (unlikely(rc || (!hrrq->allow_cmds && !hrrq->ioa_is_dead))) {
  5451. list_add_tail(&ipr_cmd->queue, &hrrq->hrrq_free_q);
  5452. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5453. if (!rc)
  5454. scsi_dma_unmap(scsi_cmd);
  5455. return SCSI_MLQUEUE_HOST_BUSY;
  5456. }
  5457. if (unlikely(hrrq->ioa_is_dead)) {
  5458. list_add_tail(&ipr_cmd->queue, &hrrq->hrrq_free_q);
  5459. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5460. scsi_dma_unmap(scsi_cmd);
  5461. goto err_nodev;
  5462. }
  5463. ioarcb->res_handle = res->res_handle;
  5464. if (res->needs_sync_complete) {
  5465. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_SYNC_COMPLETE;
  5466. res->needs_sync_complete = 0;
  5467. }
  5468. list_add_tail(&ipr_cmd->queue, &hrrq->hrrq_pending_q);
  5469. ipr_trc_hook(ipr_cmd, IPR_TRACE_START, IPR_GET_RES_PHYS_LOC(res));
  5470. ipr_send_command(ipr_cmd);
  5471. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5472. return 0;
  5473. err_nodev:
  5474. spin_lock_irqsave(hrrq->lock, hrrq_flags);
  5475. memset(scsi_cmd->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  5476. scsi_cmd->result = (DID_NO_CONNECT << 16);
  5477. scsi_cmd->scsi_done(scsi_cmd);
  5478. spin_unlock_irqrestore(hrrq->lock, hrrq_flags);
  5479. return 0;
  5480. }
  5481. /**
  5482. * ipr_ioctl - IOCTL handler
  5483. * @sdev: scsi device struct
  5484. * @cmd: IOCTL cmd
  5485. * @arg: IOCTL arg
  5486. *
  5487. * Return value:
  5488. * 0 on success / other on failure
  5489. **/
  5490. static int ipr_ioctl(struct scsi_device *sdev, int cmd, void __user *arg)
  5491. {
  5492. struct ipr_resource_entry *res;
  5493. res = (struct ipr_resource_entry *)sdev->hostdata;
  5494. if (res && ipr_is_gata(res)) {
  5495. if (cmd == HDIO_GET_IDENTITY)
  5496. return -ENOTTY;
  5497. return ata_sas_scsi_ioctl(res->sata_port->ap, sdev, cmd, arg);
  5498. }
  5499. return -EINVAL;
  5500. }
  5501. /**
  5502. * ipr_info - Get information about the card/driver
  5503. * @scsi_host: scsi host struct
  5504. *
  5505. * Return value:
  5506. * pointer to buffer with description string
  5507. **/
  5508. static const char *ipr_ioa_info(struct Scsi_Host *host)
  5509. {
  5510. static char buffer[512];
  5511. struct ipr_ioa_cfg *ioa_cfg;
  5512. unsigned long lock_flags = 0;
  5513. ioa_cfg = (struct ipr_ioa_cfg *) host->hostdata;
  5514. spin_lock_irqsave(host->host_lock, lock_flags);
  5515. sprintf(buffer, "IBM %X Storage Adapter", ioa_cfg->type);
  5516. spin_unlock_irqrestore(host->host_lock, lock_flags);
  5517. return buffer;
  5518. }
  5519. static struct scsi_host_template driver_template = {
  5520. .module = THIS_MODULE,
  5521. .name = "IPR",
  5522. .info = ipr_ioa_info,
  5523. .ioctl = ipr_ioctl,
  5524. .queuecommand = ipr_queuecommand,
  5525. .eh_abort_handler = ipr_eh_abort,
  5526. .eh_device_reset_handler = ipr_eh_dev_reset,
  5527. .eh_host_reset_handler = ipr_eh_host_reset,
  5528. .slave_alloc = ipr_slave_alloc,
  5529. .slave_configure = ipr_slave_configure,
  5530. .slave_destroy = ipr_slave_destroy,
  5531. .target_alloc = ipr_target_alloc,
  5532. .target_destroy = ipr_target_destroy,
  5533. .change_queue_depth = ipr_change_queue_depth,
  5534. .change_queue_type = ipr_change_queue_type,
  5535. .bios_param = ipr_biosparam,
  5536. .can_queue = IPR_MAX_COMMANDS,
  5537. .this_id = -1,
  5538. .sg_tablesize = IPR_MAX_SGLIST,
  5539. .max_sectors = IPR_IOA_MAX_SECTORS,
  5540. .cmd_per_lun = IPR_MAX_CMD_PER_LUN,
  5541. .use_clustering = ENABLE_CLUSTERING,
  5542. .shost_attrs = ipr_ioa_attrs,
  5543. .sdev_attrs = ipr_dev_attrs,
  5544. .proc_name = IPR_NAME,
  5545. .no_write_same = 1,
  5546. .use_blk_tags = 1,
  5547. };
  5548. /**
  5549. * ipr_ata_phy_reset - libata phy_reset handler
  5550. * @ap: ata port to reset
  5551. *
  5552. **/
  5553. static void ipr_ata_phy_reset(struct ata_port *ap)
  5554. {
  5555. unsigned long flags;
  5556. struct ipr_sata_port *sata_port = ap->private_data;
  5557. struct ipr_resource_entry *res = sata_port->res;
  5558. struct ipr_ioa_cfg *ioa_cfg = sata_port->ioa_cfg;
  5559. int rc;
  5560. ENTER;
  5561. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  5562. while (ioa_cfg->in_reset_reload) {
  5563. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  5564. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  5565. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  5566. }
  5567. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].allow_cmds)
  5568. goto out_unlock;
  5569. rc = ipr_device_reset(ioa_cfg, res);
  5570. if (rc) {
  5571. ap->link.device[0].class = ATA_DEV_NONE;
  5572. goto out_unlock;
  5573. }
  5574. ap->link.device[0].class = res->ata_class;
  5575. if (ap->link.device[0].class == ATA_DEV_UNKNOWN)
  5576. ap->link.device[0].class = ATA_DEV_NONE;
  5577. out_unlock:
  5578. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  5579. LEAVE;
  5580. }
  5581. /**
  5582. * ipr_ata_post_internal - Cleanup after an internal command
  5583. * @qc: ATA queued command
  5584. *
  5585. * Return value:
  5586. * none
  5587. **/
  5588. static void ipr_ata_post_internal(struct ata_queued_cmd *qc)
  5589. {
  5590. struct ipr_sata_port *sata_port = qc->ap->private_data;
  5591. struct ipr_ioa_cfg *ioa_cfg = sata_port->ioa_cfg;
  5592. struct ipr_cmnd *ipr_cmd;
  5593. struct ipr_hrr_queue *hrrq;
  5594. unsigned long flags;
  5595. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  5596. while (ioa_cfg->in_reset_reload) {
  5597. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  5598. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  5599. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  5600. }
  5601. for_each_hrrq(hrrq, ioa_cfg) {
  5602. spin_lock(&hrrq->_lock);
  5603. list_for_each_entry(ipr_cmd, &hrrq->hrrq_pending_q, queue) {
  5604. if (ipr_cmd->qc == qc) {
  5605. ipr_device_reset(ioa_cfg, sata_port->res);
  5606. break;
  5607. }
  5608. }
  5609. spin_unlock(&hrrq->_lock);
  5610. }
  5611. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  5612. }
  5613. /**
  5614. * ipr_copy_sata_tf - Copy a SATA taskfile to an IOA data structure
  5615. * @regs: destination
  5616. * @tf: source ATA taskfile
  5617. *
  5618. * Return value:
  5619. * none
  5620. **/
  5621. static void ipr_copy_sata_tf(struct ipr_ioarcb_ata_regs *regs,
  5622. struct ata_taskfile *tf)
  5623. {
  5624. regs->feature = tf->feature;
  5625. regs->nsect = tf->nsect;
  5626. regs->lbal = tf->lbal;
  5627. regs->lbam = tf->lbam;
  5628. regs->lbah = tf->lbah;
  5629. regs->device = tf->device;
  5630. regs->command = tf->command;
  5631. regs->hob_feature = tf->hob_feature;
  5632. regs->hob_nsect = tf->hob_nsect;
  5633. regs->hob_lbal = tf->hob_lbal;
  5634. regs->hob_lbam = tf->hob_lbam;
  5635. regs->hob_lbah = tf->hob_lbah;
  5636. regs->ctl = tf->ctl;
  5637. }
  5638. /**
  5639. * ipr_sata_done - done function for SATA commands
  5640. * @ipr_cmd: ipr command struct
  5641. *
  5642. * This function is invoked by the interrupt handler for
  5643. * ops generated by the SCSI mid-layer to SATA devices
  5644. *
  5645. * Return value:
  5646. * none
  5647. **/
  5648. static void ipr_sata_done(struct ipr_cmnd *ipr_cmd)
  5649. {
  5650. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  5651. struct ata_queued_cmd *qc = ipr_cmd->qc;
  5652. struct ipr_sata_port *sata_port = qc->ap->private_data;
  5653. struct ipr_resource_entry *res = sata_port->res;
  5654. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  5655. spin_lock(&ipr_cmd->hrrq->_lock);
  5656. if (ipr_cmd->ioa_cfg->sis64)
  5657. memcpy(&sata_port->ioasa, &ipr_cmd->s.ioasa64.u.gata,
  5658. sizeof(struct ipr_ioasa_gata));
  5659. else
  5660. memcpy(&sata_port->ioasa, &ipr_cmd->s.ioasa.u.gata,
  5661. sizeof(struct ipr_ioasa_gata));
  5662. ipr_dump_ioasa(ioa_cfg, ipr_cmd, res);
  5663. if (be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc_specific) & IPR_ATA_DEVICE_WAS_RESET)
  5664. scsi_report_device_reset(ioa_cfg->host, res->bus, res->target);
  5665. if (IPR_IOASC_SENSE_KEY(ioasc) > RECOVERED_ERROR)
  5666. qc->err_mask |= __ac_err_mask(sata_port->ioasa.status);
  5667. else
  5668. qc->err_mask |= ac_err_mask(sata_port->ioasa.status);
  5669. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5670. spin_unlock(&ipr_cmd->hrrq->_lock);
  5671. ata_qc_complete(qc);
  5672. }
  5673. /**
  5674. * ipr_build_ata_ioadl64 - Build an ATA scatter/gather list
  5675. * @ipr_cmd: ipr command struct
  5676. * @qc: ATA queued command
  5677. *
  5678. **/
  5679. static void ipr_build_ata_ioadl64(struct ipr_cmnd *ipr_cmd,
  5680. struct ata_queued_cmd *qc)
  5681. {
  5682. u32 ioadl_flags = 0;
  5683. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  5684. struct ipr_ioadl64_desc *ioadl64 = ipr_cmd->i.ata_ioadl.ioadl64;
  5685. struct ipr_ioadl64_desc *last_ioadl64 = NULL;
  5686. int len = qc->nbytes;
  5687. struct scatterlist *sg;
  5688. unsigned int si;
  5689. dma_addr_t dma_addr = ipr_cmd->dma_addr;
  5690. if (len == 0)
  5691. return;
  5692. if (qc->dma_dir == DMA_TO_DEVICE) {
  5693. ioadl_flags = IPR_IOADL_FLAGS_WRITE;
  5694. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  5695. } else if (qc->dma_dir == DMA_FROM_DEVICE)
  5696. ioadl_flags = IPR_IOADL_FLAGS_READ;
  5697. ioarcb->data_transfer_length = cpu_to_be32(len);
  5698. ioarcb->ioadl_len =
  5699. cpu_to_be32(sizeof(struct ipr_ioadl64_desc) * ipr_cmd->dma_use_sg);
  5700. ioarcb->u.sis64_addr_data.data_ioadl_addr =
  5701. cpu_to_be64(dma_addr + offsetof(struct ipr_cmnd, i.ata_ioadl.ioadl64));
  5702. for_each_sg(qc->sg, sg, qc->n_elem, si) {
  5703. ioadl64->flags = cpu_to_be32(ioadl_flags);
  5704. ioadl64->data_len = cpu_to_be32(sg_dma_len(sg));
  5705. ioadl64->address = cpu_to_be64(sg_dma_address(sg));
  5706. last_ioadl64 = ioadl64;
  5707. ioadl64++;
  5708. }
  5709. if (likely(last_ioadl64))
  5710. last_ioadl64->flags |= cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  5711. }
  5712. /**
  5713. * ipr_build_ata_ioadl - Build an ATA scatter/gather list
  5714. * @ipr_cmd: ipr command struct
  5715. * @qc: ATA queued command
  5716. *
  5717. **/
  5718. static void ipr_build_ata_ioadl(struct ipr_cmnd *ipr_cmd,
  5719. struct ata_queued_cmd *qc)
  5720. {
  5721. u32 ioadl_flags = 0;
  5722. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  5723. struct ipr_ioadl_desc *ioadl = ipr_cmd->i.ioadl;
  5724. struct ipr_ioadl_desc *last_ioadl = NULL;
  5725. int len = qc->nbytes;
  5726. struct scatterlist *sg;
  5727. unsigned int si;
  5728. if (len == 0)
  5729. return;
  5730. if (qc->dma_dir == DMA_TO_DEVICE) {
  5731. ioadl_flags = IPR_IOADL_FLAGS_WRITE;
  5732. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  5733. ioarcb->data_transfer_length = cpu_to_be32(len);
  5734. ioarcb->ioadl_len =
  5735. cpu_to_be32(sizeof(struct ipr_ioadl_desc) * ipr_cmd->dma_use_sg);
  5736. } else if (qc->dma_dir == DMA_FROM_DEVICE) {
  5737. ioadl_flags = IPR_IOADL_FLAGS_READ;
  5738. ioarcb->read_data_transfer_length = cpu_to_be32(len);
  5739. ioarcb->read_ioadl_len =
  5740. cpu_to_be32(sizeof(struct ipr_ioadl_desc) * ipr_cmd->dma_use_sg);
  5741. }
  5742. for_each_sg(qc->sg, sg, qc->n_elem, si) {
  5743. ioadl->flags_and_data_len = cpu_to_be32(ioadl_flags | sg_dma_len(sg));
  5744. ioadl->address = cpu_to_be32(sg_dma_address(sg));
  5745. last_ioadl = ioadl;
  5746. ioadl++;
  5747. }
  5748. if (likely(last_ioadl))
  5749. last_ioadl->flags_and_data_len |= cpu_to_be32(IPR_IOADL_FLAGS_LAST);
  5750. }
  5751. /**
  5752. * ipr_qc_defer - Get a free ipr_cmd
  5753. * @qc: queued command
  5754. *
  5755. * Return value:
  5756. * 0 if success
  5757. **/
  5758. static int ipr_qc_defer(struct ata_queued_cmd *qc)
  5759. {
  5760. struct ata_port *ap = qc->ap;
  5761. struct ipr_sata_port *sata_port = ap->private_data;
  5762. struct ipr_ioa_cfg *ioa_cfg = sata_port->ioa_cfg;
  5763. struct ipr_cmnd *ipr_cmd;
  5764. struct ipr_hrr_queue *hrrq;
  5765. int hrrq_id;
  5766. hrrq_id = ipr_get_hrrq_index(ioa_cfg);
  5767. hrrq = &ioa_cfg->hrrq[hrrq_id];
  5768. qc->lldd_task = NULL;
  5769. spin_lock(&hrrq->_lock);
  5770. if (unlikely(hrrq->ioa_is_dead)) {
  5771. spin_unlock(&hrrq->_lock);
  5772. return 0;
  5773. }
  5774. if (unlikely(!hrrq->allow_cmds)) {
  5775. spin_unlock(&hrrq->_lock);
  5776. return ATA_DEFER_LINK;
  5777. }
  5778. ipr_cmd = __ipr_get_free_ipr_cmnd(hrrq);
  5779. if (ipr_cmd == NULL) {
  5780. spin_unlock(&hrrq->_lock);
  5781. return ATA_DEFER_LINK;
  5782. }
  5783. qc->lldd_task = ipr_cmd;
  5784. spin_unlock(&hrrq->_lock);
  5785. return 0;
  5786. }
  5787. /**
  5788. * ipr_qc_issue - Issue a SATA qc to a device
  5789. * @qc: queued command
  5790. *
  5791. * Return value:
  5792. * 0 if success
  5793. **/
  5794. static unsigned int ipr_qc_issue(struct ata_queued_cmd *qc)
  5795. {
  5796. struct ata_port *ap = qc->ap;
  5797. struct ipr_sata_port *sata_port = ap->private_data;
  5798. struct ipr_resource_entry *res = sata_port->res;
  5799. struct ipr_ioa_cfg *ioa_cfg = sata_port->ioa_cfg;
  5800. struct ipr_cmnd *ipr_cmd;
  5801. struct ipr_ioarcb *ioarcb;
  5802. struct ipr_ioarcb_ata_regs *regs;
  5803. if (qc->lldd_task == NULL)
  5804. ipr_qc_defer(qc);
  5805. ipr_cmd = qc->lldd_task;
  5806. if (ipr_cmd == NULL)
  5807. return AC_ERR_SYSTEM;
  5808. qc->lldd_task = NULL;
  5809. spin_lock(&ipr_cmd->hrrq->_lock);
  5810. if (unlikely(!ipr_cmd->hrrq->allow_cmds ||
  5811. ipr_cmd->hrrq->ioa_is_dead)) {
  5812. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5813. spin_unlock(&ipr_cmd->hrrq->_lock);
  5814. return AC_ERR_SYSTEM;
  5815. }
  5816. ipr_init_ipr_cmnd(ipr_cmd, ipr_lock_and_done);
  5817. ioarcb = &ipr_cmd->ioarcb;
  5818. if (ioa_cfg->sis64) {
  5819. regs = &ipr_cmd->i.ata_ioadl.regs;
  5820. ioarcb->add_cmd_parms_offset = cpu_to_be16(sizeof(*ioarcb));
  5821. } else
  5822. regs = &ioarcb->u.add_data.u.regs;
  5823. memset(regs, 0, sizeof(*regs));
  5824. ioarcb->add_cmd_parms_len = cpu_to_be16(sizeof(*regs));
  5825. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  5826. ipr_cmd->qc = qc;
  5827. ipr_cmd->done = ipr_sata_done;
  5828. ipr_cmd->ioarcb.res_handle = res->res_handle;
  5829. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_ATA_PASSTHRU;
  5830. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_NO_LINK_DESC;
  5831. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_NO_ULEN_CHK;
  5832. ipr_cmd->dma_use_sg = qc->n_elem;
  5833. if (ioa_cfg->sis64)
  5834. ipr_build_ata_ioadl64(ipr_cmd, qc);
  5835. else
  5836. ipr_build_ata_ioadl(ipr_cmd, qc);
  5837. regs->flags |= IPR_ATA_FLAG_STATUS_ON_GOOD_COMPLETION;
  5838. ipr_copy_sata_tf(regs, &qc->tf);
  5839. memcpy(ioarcb->cmd_pkt.cdb, qc->cdb, IPR_MAX_CDB_LEN);
  5840. ipr_trc_hook(ipr_cmd, IPR_TRACE_START, IPR_GET_RES_PHYS_LOC(res));
  5841. switch (qc->tf.protocol) {
  5842. case ATA_PROT_NODATA:
  5843. case ATA_PROT_PIO:
  5844. break;
  5845. case ATA_PROT_DMA:
  5846. regs->flags |= IPR_ATA_FLAG_XFER_TYPE_DMA;
  5847. break;
  5848. case ATAPI_PROT_PIO:
  5849. case ATAPI_PROT_NODATA:
  5850. regs->flags |= IPR_ATA_FLAG_PACKET_CMD;
  5851. break;
  5852. case ATAPI_PROT_DMA:
  5853. regs->flags |= IPR_ATA_FLAG_PACKET_CMD;
  5854. regs->flags |= IPR_ATA_FLAG_XFER_TYPE_DMA;
  5855. break;
  5856. default:
  5857. WARN_ON(1);
  5858. spin_unlock(&ipr_cmd->hrrq->_lock);
  5859. return AC_ERR_INVALID;
  5860. }
  5861. ipr_send_command(ipr_cmd);
  5862. spin_unlock(&ipr_cmd->hrrq->_lock);
  5863. return 0;
  5864. }
  5865. /**
  5866. * ipr_qc_fill_rtf - Read result TF
  5867. * @qc: ATA queued command
  5868. *
  5869. * Return value:
  5870. * true
  5871. **/
  5872. static bool ipr_qc_fill_rtf(struct ata_queued_cmd *qc)
  5873. {
  5874. struct ipr_sata_port *sata_port = qc->ap->private_data;
  5875. struct ipr_ioasa_gata *g = &sata_port->ioasa;
  5876. struct ata_taskfile *tf = &qc->result_tf;
  5877. tf->feature = g->error;
  5878. tf->nsect = g->nsect;
  5879. tf->lbal = g->lbal;
  5880. tf->lbam = g->lbam;
  5881. tf->lbah = g->lbah;
  5882. tf->device = g->device;
  5883. tf->command = g->status;
  5884. tf->hob_nsect = g->hob_nsect;
  5885. tf->hob_lbal = g->hob_lbal;
  5886. tf->hob_lbam = g->hob_lbam;
  5887. tf->hob_lbah = g->hob_lbah;
  5888. return true;
  5889. }
  5890. static struct ata_port_operations ipr_sata_ops = {
  5891. .phy_reset = ipr_ata_phy_reset,
  5892. .hardreset = ipr_sata_reset,
  5893. .post_internal_cmd = ipr_ata_post_internal,
  5894. .qc_prep = ata_noop_qc_prep,
  5895. .qc_defer = ipr_qc_defer,
  5896. .qc_issue = ipr_qc_issue,
  5897. .qc_fill_rtf = ipr_qc_fill_rtf,
  5898. .port_start = ata_sas_port_start,
  5899. .port_stop = ata_sas_port_stop
  5900. };
  5901. static struct ata_port_info sata_port_info = {
  5902. .flags = ATA_FLAG_SATA | ATA_FLAG_PIO_DMA,
  5903. .pio_mask = ATA_PIO4_ONLY,
  5904. .mwdma_mask = ATA_MWDMA2,
  5905. .udma_mask = ATA_UDMA6,
  5906. .port_ops = &ipr_sata_ops
  5907. };
  5908. #ifdef CONFIG_PPC_PSERIES
  5909. static const u16 ipr_blocked_processors[] = {
  5910. PVR_NORTHSTAR,
  5911. PVR_PULSAR,
  5912. PVR_POWER4,
  5913. PVR_ICESTAR,
  5914. PVR_SSTAR,
  5915. PVR_POWER4p,
  5916. PVR_630,
  5917. PVR_630p
  5918. };
  5919. /**
  5920. * ipr_invalid_adapter - Determine if this adapter is supported on this hardware
  5921. * @ioa_cfg: ioa cfg struct
  5922. *
  5923. * Adapters that use Gemstone revision < 3.1 do not work reliably on
  5924. * certain pSeries hardware. This function determines if the given
  5925. * adapter is in one of these confgurations or not.
  5926. *
  5927. * Return value:
  5928. * 1 if adapter is not supported / 0 if adapter is supported
  5929. **/
  5930. static int ipr_invalid_adapter(struct ipr_ioa_cfg *ioa_cfg)
  5931. {
  5932. int i;
  5933. if ((ioa_cfg->type == 0x5702) && (ioa_cfg->pdev->revision < 4)) {
  5934. for (i = 0; i < ARRAY_SIZE(ipr_blocked_processors); i++) {
  5935. if (pvr_version_is(ipr_blocked_processors[i]))
  5936. return 1;
  5937. }
  5938. }
  5939. return 0;
  5940. }
  5941. #else
  5942. #define ipr_invalid_adapter(ioa_cfg) 0
  5943. #endif
  5944. /**
  5945. * ipr_ioa_bringdown_done - IOA bring down completion.
  5946. * @ipr_cmd: ipr command struct
  5947. *
  5948. * This function processes the completion of an adapter bring down.
  5949. * It wakes any reset sleepers.
  5950. *
  5951. * Return value:
  5952. * IPR_RC_JOB_RETURN
  5953. **/
  5954. static int ipr_ioa_bringdown_done(struct ipr_cmnd *ipr_cmd)
  5955. {
  5956. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  5957. int i;
  5958. ENTER;
  5959. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].removing_ioa) {
  5960. ipr_trace;
  5961. spin_unlock_irq(ioa_cfg->host->host_lock);
  5962. scsi_unblock_requests(ioa_cfg->host);
  5963. spin_lock_irq(ioa_cfg->host->host_lock);
  5964. }
  5965. ioa_cfg->in_reset_reload = 0;
  5966. ioa_cfg->reset_retries = 0;
  5967. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  5968. spin_lock(&ioa_cfg->hrrq[i]._lock);
  5969. ioa_cfg->hrrq[i].ioa_is_dead = 1;
  5970. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  5971. }
  5972. wmb();
  5973. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  5974. wake_up_all(&ioa_cfg->reset_wait_q);
  5975. LEAVE;
  5976. return IPR_RC_JOB_RETURN;
  5977. }
  5978. /**
  5979. * ipr_ioa_reset_done - IOA reset completion.
  5980. * @ipr_cmd: ipr command struct
  5981. *
  5982. * This function processes the completion of an adapter reset.
  5983. * It schedules any necessary mid-layer add/removes and
  5984. * wakes any reset sleepers.
  5985. *
  5986. * Return value:
  5987. * IPR_RC_JOB_RETURN
  5988. **/
  5989. static int ipr_ioa_reset_done(struct ipr_cmnd *ipr_cmd)
  5990. {
  5991. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  5992. struct ipr_resource_entry *res;
  5993. struct ipr_hostrcb *hostrcb, *temp;
  5994. int i = 0, j;
  5995. ENTER;
  5996. ioa_cfg->in_reset_reload = 0;
  5997. for (j = 0; j < ioa_cfg->hrrq_num; j++) {
  5998. spin_lock(&ioa_cfg->hrrq[j]._lock);
  5999. ioa_cfg->hrrq[j].allow_cmds = 1;
  6000. spin_unlock(&ioa_cfg->hrrq[j]._lock);
  6001. }
  6002. wmb();
  6003. ioa_cfg->reset_cmd = NULL;
  6004. ioa_cfg->doorbell |= IPR_RUNTIME_RESET;
  6005. list_for_each_entry(res, &ioa_cfg->used_res_q, queue) {
  6006. if (ioa_cfg->allow_ml_add_del && (res->add_to_ml || res->del_from_ml)) {
  6007. ipr_trace;
  6008. break;
  6009. }
  6010. }
  6011. schedule_work(&ioa_cfg->work_q);
  6012. list_for_each_entry_safe(hostrcb, temp, &ioa_cfg->hostrcb_free_q, queue) {
  6013. list_del(&hostrcb->queue);
  6014. if (i++ < IPR_NUM_LOG_HCAMS)
  6015. ipr_send_hcam(ioa_cfg, IPR_HCAM_CDB_OP_CODE_LOG_DATA, hostrcb);
  6016. else
  6017. ipr_send_hcam(ioa_cfg, IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE, hostrcb);
  6018. }
  6019. scsi_report_bus_reset(ioa_cfg->host, IPR_VSET_BUS);
  6020. dev_info(&ioa_cfg->pdev->dev, "IOA initialized.\n");
  6021. ioa_cfg->reset_retries = 0;
  6022. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  6023. wake_up_all(&ioa_cfg->reset_wait_q);
  6024. spin_unlock(ioa_cfg->host->host_lock);
  6025. scsi_unblock_requests(ioa_cfg->host);
  6026. spin_lock(ioa_cfg->host->host_lock);
  6027. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].allow_cmds)
  6028. scsi_block_requests(ioa_cfg->host);
  6029. LEAVE;
  6030. return IPR_RC_JOB_RETURN;
  6031. }
  6032. /**
  6033. * ipr_set_sup_dev_dflt - Initialize a Set Supported Device buffer
  6034. * @supported_dev: supported device struct
  6035. * @vpids: vendor product id struct
  6036. *
  6037. * Return value:
  6038. * none
  6039. **/
  6040. static void ipr_set_sup_dev_dflt(struct ipr_supported_device *supported_dev,
  6041. struct ipr_std_inq_vpids *vpids)
  6042. {
  6043. memset(supported_dev, 0, sizeof(struct ipr_supported_device));
  6044. memcpy(&supported_dev->vpids, vpids, sizeof(struct ipr_std_inq_vpids));
  6045. supported_dev->num_records = 1;
  6046. supported_dev->data_length =
  6047. cpu_to_be16(sizeof(struct ipr_supported_device));
  6048. supported_dev->reserved = 0;
  6049. }
  6050. /**
  6051. * ipr_set_supported_devs - Send Set Supported Devices for a device
  6052. * @ipr_cmd: ipr command struct
  6053. *
  6054. * This function sends a Set Supported Devices to the adapter
  6055. *
  6056. * Return value:
  6057. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6058. **/
  6059. static int ipr_set_supported_devs(struct ipr_cmnd *ipr_cmd)
  6060. {
  6061. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6062. struct ipr_supported_device *supp_dev = &ioa_cfg->vpd_cbs->supp_dev;
  6063. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6064. struct ipr_resource_entry *res = ipr_cmd->u.res;
  6065. ipr_cmd->job_step = ipr_ioa_reset_done;
  6066. list_for_each_entry_continue(res, &ioa_cfg->used_res_q, queue) {
  6067. if (!ipr_is_scsi_disk(res))
  6068. continue;
  6069. ipr_cmd->u.res = res;
  6070. ipr_set_sup_dev_dflt(supp_dev, &res->std_inq_data.vpids);
  6071. ioarcb->res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  6072. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  6073. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  6074. ioarcb->cmd_pkt.cdb[0] = IPR_SET_SUPPORTED_DEVICES;
  6075. ioarcb->cmd_pkt.cdb[1] = IPR_SET_ALL_SUPPORTED_DEVICES;
  6076. ioarcb->cmd_pkt.cdb[7] = (sizeof(struct ipr_supported_device) >> 8) & 0xff;
  6077. ioarcb->cmd_pkt.cdb[8] = sizeof(struct ipr_supported_device) & 0xff;
  6078. ipr_init_ioadl(ipr_cmd,
  6079. ioa_cfg->vpd_cbs_dma +
  6080. offsetof(struct ipr_misc_cbs, supp_dev),
  6081. sizeof(struct ipr_supported_device),
  6082. IPR_IOADL_FLAGS_WRITE_LAST);
  6083. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout,
  6084. IPR_SET_SUP_DEVICE_TIMEOUT);
  6085. if (!ioa_cfg->sis64)
  6086. ipr_cmd->job_step = ipr_set_supported_devs;
  6087. LEAVE;
  6088. return IPR_RC_JOB_RETURN;
  6089. }
  6090. LEAVE;
  6091. return IPR_RC_JOB_CONTINUE;
  6092. }
  6093. /**
  6094. * ipr_get_mode_page - Locate specified mode page
  6095. * @mode_pages: mode page buffer
  6096. * @page_code: page code to find
  6097. * @len: minimum required length for mode page
  6098. *
  6099. * Return value:
  6100. * pointer to mode page / NULL on failure
  6101. **/
  6102. static void *ipr_get_mode_page(struct ipr_mode_pages *mode_pages,
  6103. u32 page_code, u32 len)
  6104. {
  6105. struct ipr_mode_page_hdr *mode_hdr;
  6106. u32 page_length;
  6107. u32 length;
  6108. if (!mode_pages || (mode_pages->hdr.length == 0))
  6109. return NULL;
  6110. length = (mode_pages->hdr.length + 1) - 4 - mode_pages->hdr.block_desc_len;
  6111. mode_hdr = (struct ipr_mode_page_hdr *)
  6112. (mode_pages->data + mode_pages->hdr.block_desc_len);
  6113. while (length) {
  6114. if (IPR_GET_MODE_PAGE_CODE(mode_hdr) == page_code) {
  6115. if (mode_hdr->page_length >= (len - sizeof(struct ipr_mode_page_hdr)))
  6116. return mode_hdr;
  6117. break;
  6118. } else {
  6119. page_length = (sizeof(struct ipr_mode_page_hdr) +
  6120. mode_hdr->page_length);
  6121. length -= page_length;
  6122. mode_hdr = (struct ipr_mode_page_hdr *)
  6123. ((unsigned long)mode_hdr + page_length);
  6124. }
  6125. }
  6126. return NULL;
  6127. }
  6128. /**
  6129. * ipr_check_term_power - Check for term power errors
  6130. * @ioa_cfg: ioa config struct
  6131. * @mode_pages: IOAFP mode pages buffer
  6132. *
  6133. * Check the IOAFP's mode page 28 for term power errors
  6134. *
  6135. * Return value:
  6136. * nothing
  6137. **/
  6138. static void ipr_check_term_power(struct ipr_ioa_cfg *ioa_cfg,
  6139. struct ipr_mode_pages *mode_pages)
  6140. {
  6141. int i;
  6142. int entry_length;
  6143. struct ipr_dev_bus_entry *bus;
  6144. struct ipr_mode_page28 *mode_page;
  6145. mode_page = ipr_get_mode_page(mode_pages, 0x28,
  6146. sizeof(struct ipr_mode_page28));
  6147. entry_length = mode_page->entry_length;
  6148. bus = mode_page->bus;
  6149. for (i = 0; i < mode_page->num_entries; i++) {
  6150. if (bus->flags & IPR_SCSI_ATTR_NO_TERM_PWR) {
  6151. dev_err(&ioa_cfg->pdev->dev,
  6152. "Term power is absent on scsi bus %d\n",
  6153. bus->res_addr.bus);
  6154. }
  6155. bus = (struct ipr_dev_bus_entry *)((char *)bus + entry_length);
  6156. }
  6157. }
  6158. /**
  6159. * ipr_scsi_bus_speed_limit - Limit the SCSI speed based on SES table
  6160. * @ioa_cfg: ioa config struct
  6161. *
  6162. * Looks through the config table checking for SES devices. If
  6163. * the SES device is in the SES table indicating a maximum SCSI
  6164. * bus speed, the speed is limited for the bus.
  6165. *
  6166. * Return value:
  6167. * none
  6168. **/
  6169. static void ipr_scsi_bus_speed_limit(struct ipr_ioa_cfg *ioa_cfg)
  6170. {
  6171. u32 max_xfer_rate;
  6172. int i;
  6173. for (i = 0; i < IPR_MAX_NUM_BUSES; i++) {
  6174. max_xfer_rate = ipr_get_max_scsi_speed(ioa_cfg, i,
  6175. ioa_cfg->bus_attr[i].bus_width);
  6176. if (max_xfer_rate < ioa_cfg->bus_attr[i].max_xfer_rate)
  6177. ioa_cfg->bus_attr[i].max_xfer_rate = max_xfer_rate;
  6178. }
  6179. }
  6180. /**
  6181. * ipr_modify_ioafp_mode_page_28 - Modify IOAFP Mode Page 28
  6182. * @ioa_cfg: ioa config struct
  6183. * @mode_pages: mode page 28 buffer
  6184. *
  6185. * Updates mode page 28 based on driver configuration
  6186. *
  6187. * Return value:
  6188. * none
  6189. **/
  6190. static void ipr_modify_ioafp_mode_page_28(struct ipr_ioa_cfg *ioa_cfg,
  6191. struct ipr_mode_pages *mode_pages)
  6192. {
  6193. int i, entry_length;
  6194. struct ipr_dev_bus_entry *bus;
  6195. struct ipr_bus_attributes *bus_attr;
  6196. struct ipr_mode_page28 *mode_page;
  6197. mode_page = ipr_get_mode_page(mode_pages, 0x28,
  6198. sizeof(struct ipr_mode_page28));
  6199. entry_length = mode_page->entry_length;
  6200. /* Loop for each device bus entry */
  6201. for (i = 0, bus = mode_page->bus;
  6202. i < mode_page->num_entries;
  6203. i++, bus = (struct ipr_dev_bus_entry *)((u8 *)bus + entry_length)) {
  6204. if (bus->res_addr.bus > IPR_MAX_NUM_BUSES) {
  6205. dev_err(&ioa_cfg->pdev->dev,
  6206. "Invalid resource address reported: 0x%08X\n",
  6207. IPR_GET_PHYS_LOC(bus->res_addr));
  6208. continue;
  6209. }
  6210. bus_attr = &ioa_cfg->bus_attr[i];
  6211. bus->extended_reset_delay = IPR_EXTENDED_RESET_DELAY;
  6212. bus->bus_width = bus_attr->bus_width;
  6213. bus->max_xfer_rate = cpu_to_be32(bus_attr->max_xfer_rate);
  6214. bus->flags &= ~IPR_SCSI_ATTR_QAS_MASK;
  6215. if (bus_attr->qas_enabled)
  6216. bus->flags |= IPR_SCSI_ATTR_ENABLE_QAS;
  6217. else
  6218. bus->flags |= IPR_SCSI_ATTR_DISABLE_QAS;
  6219. }
  6220. }
  6221. /**
  6222. * ipr_build_mode_select - Build a mode select command
  6223. * @ipr_cmd: ipr command struct
  6224. * @res_handle: resource handle to send command to
  6225. * @parm: Byte 2 of Mode Sense command
  6226. * @dma_addr: DMA buffer address
  6227. * @xfer_len: data transfer length
  6228. *
  6229. * Return value:
  6230. * none
  6231. **/
  6232. static void ipr_build_mode_select(struct ipr_cmnd *ipr_cmd,
  6233. __be32 res_handle, u8 parm,
  6234. dma_addr_t dma_addr, u8 xfer_len)
  6235. {
  6236. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6237. ioarcb->res_handle = res_handle;
  6238. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_SCSICDB;
  6239. ioarcb->cmd_pkt.flags_hi |= IPR_FLAGS_HI_WRITE_NOT_READ;
  6240. ioarcb->cmd_pkt.cdb[0] = MODE_SELECT;
  6241. ioarcb->cmd_pkt.cdb[1] = parm;
  6242. ioarcb->cmd_pkt.cdb[4] = xfer_len;
  6243. ipr_init_ioadl(ipr_cmd, dma_addr, xfer_len, IPR_IOADL_FLAGS_WRITE_LAST);
  6244. }
  6245. /**
  6246. * ipr_ioafp_mode_select_page28 - Issue Mode Select Page 28 to IOA
  6247. * @ipr_cmd: ipr command struct
  6248. *
  6249. * This function sets up the SCSI bus attributes and sends
  6250. * a Mode Select for Page 28 to activate them.
  6251. *
  6252. * Return value:
  6253. * IPR_RC_JOB_RETURN
  6254. **/
  6255. static int ipr_ioafp_mode_select_page28(struct ipr_cmnd *ipr_cmd)
  6256. {
  6257. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6258. struct ipr_mode_pages *mode_pages = &ioa_cfg->vpd_cbs->mode_pages;
  6259. int length;
  6260. ENTER;
  6261. ipr_scsi_bus_speed_limit(ioa_cfg);
  6262. ipr_check_term_power(ioa_cfg, mode_pages);
  6263. ipr_modify_ioafp_mode_page_28(ioa_cfg, mode_pages);
  6264. length = mode_pages->hdr.length + 1;
  6265. mode_pages->hdr.length = 0;
  6266. ipr_build_mode_select(ipr_cmd, cpu_to_be32(IPR_IOA_RES_HANDLE), 0x11,
  6267. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, mode_pages),
  6268. length);
  6269. ipr_cmd->job_step = ipr_set_supported_devs;
  6270. ipr_cmd->u.res = list_entry(ioa_cfg->used_res_q.next,
  6271. struct ipr_resource_entry, queue);
  6272. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6273. LEAVE;
  6274. return IPR_RC_JOB_RETURN;
  6275. }
  6276. /**
  6277. * ipr_build_mode_sense - Builds a mode sense command
  6278. * @ipr_cmd: ipr command struct
  6279. * @res: resource entry struct
  6280. * @parm: Byte 2 of mode sense command
  6281. * @dma_addr: DMA address of mode sense buffer
  6282. * @xfer_len: Size of DMA buffer
  6283. *
  6284. * Return value:
  6285. * none
  6286. **/
  6287. static void ipr_build_mode_sense(struct ipr_cmnd *ipr_cmd,
  6288. __be32 res_handle,
  6289. u8 parm, dma_addr_t dma_addr, u8 xfer_len)
  6290. {
  6291. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6292. ioarcb->res_handle = res_handle;
  6293. ioarcb->cmd_pkt.cdb[0] = MODE_SENSE;
  6294. ioarcb->cmd_pkt.cdb[2] = parm;
  6295. ioarcb->cmd_pkt.cdb[4] = xfer_len;
  6296. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_SCSICDB;
  6297. ipr_init_ioadl(ipr_cmd, dma_addr, xfer_len, IPR_IOADL_FLAGS_READ_LAST);
  6298. }
  6299. /**
  6300. * ipr_reset_cmd_failed - Handle failure of IOA reset command
  6301. * @ipr_cmd: ipr command struct
  6302. *
  6303. * This function handles the failure of an IOA bringup command.
  6304. *
  6305. * Return value:
  6306. * IPR_RC_JOB_RETURN
  6307. **/
  6308. static int ipr_reset_cmd_failed(struct ipr_cmnd *ipr_cmd)
  6309. {
  6310. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6311. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  6312. dev_err(&ioa_cfg->pdev->dev,
  6313. "0x%02X failed with IOASC: 0x%08X\n",
  6314. ipr_cmd->ioarcb.cmd_pkt.cdb[0], ioasc);
  6315. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  6316. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  6317. return IPR_RC_JOB_RETURN;
  6318. }
  6319. /**
  6320. * ipr_reset_mode_sense_failed - Handle failure of IOAFP mode sense
  6321. * @ipr_cmd: ipr command struct
  6322. *
  6323. * This function handles the failure of a Mode Sense to the IOAFP.
  6324. * Some adapters do not handle all mode pages.
  6325. *
  6326. * Return value:
  6327. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6328. **/
  6329. static int ipr_reset_mode_sense_failed(struct ipr_cmnd *ipr_cmd)
  6330. {
  6331. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6332. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  6333. if (ioasc == IPR_IOASC_IR_INVALID_REQ_TYPE_OR_PKT) {
  6334. ipr_cmd->job_step = ipr_set_supported_devs;
  6335. ipr_cmd->u.res = list_entry(ioa_cfg->used_res_q.next,
  6336. struct ipr_resource_entry, queue);
  6337. return IPR_RC_JOB_CONTINUE;
  6338. }
  6339. return ipr_reset_cmd_failed(ipr_cmd);
  6340. }
  6341. /**
  6342. * ipr_ioafp_mode_sense_page28 - Issue Mode Sense Page 28 to IOA
  6343. * @ipr_cmd: ipr command struct
  6344. *
  6345. * This function send a Page 28 mode sense to the IOA to
  6346. * retrieve SCSI bus attributes.
  6347. *
  6348. * Return value:
  6349. * IPR_RC_JOB_RETURN
  6350. **/
  6351. static int ipr_ioafp_mode_sense_page28(struct ipr_cmnd *ipr_cmd)
  6352. {
  6353. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6354. ENTER;
  6355. ipr_build_mode_sense(ipr_cmd, cpu_to_be32(IPR_IOA_RES_HANDLE),
  6356. 0x28, ioa_cfg->vpd_cbs_dma +
  6357. offsetof(struct ipr_misc_cbs, mode_pages),
  6358. sizeof(struct ipr_mode_pages));
  6359. ipr_cmd->job_step = ipr_ioafp_mode_select_page28;
  6360. ipr_cmd->job_step_failed = ipr_reset_mode_sense_failed;
  6361. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6362. LEAVE;
  6363. return IPR_RC_JOB_RETURN;
  6364. }
  6365. /**
  6366. * ipr_ioafp_mode_select_page24 - Issue Mode Select to IOA
  6367. * @ipr_cmd: ipr command struct
  6368. *
  6369. * This function enables dual IOA RAID support if possible.
  6370. *
  6371. * Return value:
  6372. * IPR_RC_JOB_RETURN
  6373. **/
  6374. static int ipr_ioafp_mode_select_page24(struct ipr_cmnd *ipr_cmd)
  6375. {
  6376. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6377. struct ipr_mode_pages *mode_pages = &ioa_cfg->vpd_cbs->mode_pages;
  6378. struct ipr_mode_page24 *mode_page;
  6379. int length;
  6380. ENTER;
  6381. mode_page = ipr_get_mode_page(mode_pages, 0x24,
  6382. sizeof(struct ipr_mode_page24));
  6383. if (mode_page)
  6384. mode_page->flags |= IPR_ENABLE_DUAL_IOA_AF;
  6385. length = mode_pages->hdr.length + 1;
  6386. mode_pages->hdr.length = 0;
  6387. ipr_build_mode_select(ipr_cmd, cpu_to_be32(IPR_IOA_RES_HANDLE), 0x11,
  6388. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, mode_pages),
  6389. length);
  6390. ipr_cmd->job_step = ipr_ioafp_mode_sense_page28;
  6391. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6392. LEAVE;
  6393. return IPR_RC_JOB_RETURN;
  6394. }
  6395. /**
  6396. * ipr_reset_mode_sense_page24_failed - Handle failure of IOAFP mode sense
  6397. * @ipr_cmd: ipr command struct
  6398. *
  6399. * This function handles the failure of a Mode Sense to the IOAFP.
  6400. * Some adapters do not handle all mode pages.
  6401. *
  6402. * Return value:
  6403. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6404. **/
  6405. static int ipr_reset_mode_sense_page24_failed(struct ipr_cmnd *ipr_cmd)
  6406. {
  6407. u32 ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  6408. if (ioasc == IPR_IOASC_IR_INVALID_REQ_TYPE_OR_PKT) {
  6409. ipr_cmd->job_step = ipr_ioafp_mode_sense_page28;
  6410. return IPR_RC_JOB_CONTINUE;
  6411. }
  6412. return ipr_reset_cmd_failed(ipr_cmd);
  6413. }
  6414. /**
  6415. * ipr_ioafp_mode_sense_page24 - Issue Page 24 Mode Sense to IOA
  6416. * @ipr_cmd: ipr command struct
  6417. *
  6418. * This function send a mode sense to the IOA to retrieve
  6419. * the IOA Advanced Function Control mode page.
  6420. *
  6421. * Return value:
  6422. * IPR_RC_JOB_RETURN
  6423. **/
  6424. static int ipr_ioafp_mode_sense_page24(struct ipr_cmnd *ipr_cmd)
  6425. {
  6426. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6427. ENTER;
  6428. ipr_build_mode_sense(ipr_cmd, cpu_to_be32(IPR_IOA_RES_HANDLE),
  6429. 0x24, ioa_cfg->vpd_cbs_dma +
  6430. offsetof(struct ipr_misc_cbs, mode_pages),
  6431. sizeof(struct ipr_mode_pages));
  6432. ipr_cmd->job_step = ipr_ioafp_mode_select_page24;
  6433. ipr_cmd->job_step_failed = ipr_reset_mode_sense_page24_failed;
  6434. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6435. LEAVE;
  6436. return IPR_RC_JOB_RETURN;
  6437. }
  6438. /**
  6439. * ipr_init_res_table - Initialize the resource table
  6440. * @ipr_cmd: ipr command struct
  6441. *
  6442. * This function looks through the existing resource table, comparing
  6443. * it with the config table. This function will take care of old/new
  6444. * devices and schedule adding/removing them from the mid-layer
  6445. * as appropriate.
  6446. *
  6447. * Return value:
  6448. * IPR_RC_JOB_CONTINUE
  6449. **/
  6450. static int ipr_init_res_table(struct ipr_cmnd *ipr_cmd)
  6451. {
  6452. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6453. struct ipr_resource_entry *res, *temp;
  6454. struct ipr_config_table_entry_wrapper cfgtew;
  6455. int entries, found, flag, i;
  6456. LIST_HEAD(old_res);
  6457. ENTER;
  6458. if (ioa_cfg->sis64)
  6459. flag = ioa_cfg->u.cfg_table64->hdr64.flags;
  6460. else
  6461. flag = ioa_cfg->u.cfg_table->hdr.flags;
  6462. if (flag & IPR_UCODE_DOWNLOAD_REQ)
  6463. dev_err(&ioa_cfg->pdev->dev, "Microcode download required\n");
  6464. list_for_each_entry_safe(res, temp, &ioa_cfg->used_res_q, queue)
  6465. list_move_tail(&res->queue, &old_res);
  6466. if (ioa_cfg->sis64)
  6467. entries = be16_to_cpu(ioa_cfg->u.cfg_table64->hdr64.num_entries);
  6468. else
  6469. entries = ioa_cfg->u.cfg_table->hdr.num_entries;
  6470. for (i = 0; i < entries; i++) {
  6471. if (ioa_cfg->sis64)
  6472. cfgtew.u.cfgte64 = &ioa_cfg->u.cfg_table64->dev[i];
  6473. else
  6474. cfgtew.u.cfgte = &ioa_cfg->u.cfg_table->dev[i];
  6475. found = 0;
  6476. list_for_each_entry_safe(res, temp, &old_res, queue) {
  6477. if (ipr_is_same_device(res, &cfgtew)) {
  6478. list_move_tail(&res->queue, &ioa_cfg->used_res_q);
  6479. found = 1;
  6480. break;
  6481. }
  6482. }
  6483. if (!found) {
  6484. if (list_empty(&ioa_cfg->free_res_q)) {
  6485. dev_err(&ioa_cfg->pdev->dev, "Too many devices attached\n");
  6486. break;
  6487. }
  6488. found = 1;
  6489. res = list_entry(ioa_cfg->free_res_q.next,
  6490. struct ipr_resource_entry, queue);
  6491. list_move_tail(&res->queue, &ioa_cfg->used_res_q);
  6492. ipr_init_res_entry(res, &cfgtew);
  6493. res->add_to_ml = 1;
  6494. } else if (res->sdev && (ipr_is_vset_device(res) || ipr_is_scsi_disk(res)))
  6495. res->sdev->allow_restart = 1;
  6496. if (found)
  6497. ipr_update_res_entry(res, &cfgtew);
  6498. }
  6499. list_for_each_entry_safe(res, temp, &old_res, queue) {
  6500. if (res->sdev) {
  6501. res->del_from_ml = 1;
  6502. res->res_handle = IPR_INVALID_RES_HANDLE;
  6503. list_move_tail(&res->queue, &ioa_cfg->used_res_q);
  6504. }
  6505. }
  6506. list_for_each_entry_safe(res, temp, &old_res, queue) {
  6507. ipr_clear_res_target(res);
  6508. list_move_tail(&res->queue, &ioa_cfg->free_res_q);
  6509. }
  6510. if (ioa_cfg->dual_raid && ipr_dual_ioa_raid)
  6511. ipr_cmd->job_step = ipr_ioafp_mode_sense_page24;
  6512. else
  6513. ipr_cmd->job_step = ipr_ioafp_mode_sense_page28;
  6514. LEAVE;
  6515. return IPR_RC_JOB_CONTINUE;
  6516. }
  6517. /**
  6518. * ipr_ioafp_query_ioa_cfg - Send a Query IOA Config to the adapter.
  6519. * @ipr_cmd: ipr command struct
  6520. *
  6521. * This function sends a Query IOA Configuration command
  6522. * to the adapter to retrieve the IOA configuration table.
  6523. *
  6524. * Return value:
  6525. * IPR_RC_JOB_RETURN
  6526. **/
  6527. static int ipr_ioafp_query_ioa_cfg(struct ipr_cmnd *ipr_cmd)
  6528. {
  6529. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6530. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6531. struct ipr_inquiry_page3 *ucode_vpd = &ioa_cfg->vpd_cbs->page3_data;
  6532. struct ipr_inquiry_cap *cap = &ioa_cfg->vpd_cbs->cap;
  6533. ENTER;
  6534. if (cap->cap & IPR_CAP_DUAL_IOA_RAID)
  6535. ioa_cfg->dual_raid = 1;
  6536. dev_info(&ioa_cfg->pdev->dev, "Adapter firmware version: %02X%02X%02X%02X\n",
  6537. ucode_vpd->major_release, ucode_vpd->card_type,
  6538. ucode_vpd->minor_release[0], ucode_vpd->minor_release[1]);
  6539. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  6540. ioarcb->res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  6541. ioarcb->cmd_pkt.cdb[0] = IPR_QUERY_IOA_CONFIG;
  6542. ioarcb->cmd_pkt.cdb[6] = (ioa_cfg->cfg_table_size >> 16) & 0xff;
  6543. ioarcb->cmd_pkt.cdb[7] = (ioa_cfg->cfg_table_size >> 8) & 0xff;
  6544. ioarcb->cmd_pkt.cdb[8] = ioa_cfg->cfg_table_size & 0xff;
  6545. ipr_init_ioadl(ipr_cmd, ioa_cfg->cfg_table_dma, ioa_cfg->cfg_table_size,
  6546. IPR_IOADL_FLAGS_READ_LAST);
  6547. ipr_cmd->job_step = ipr_init_res_table;
  6548. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6549. LEAVE;
  6550. return IPR_RC_JOB_RETURN;
  6551. }
  6552. /**
  6553. * ipr_ioafp_inquiry - Send an Inquiry to the adapter.
  6554. * @ipr_cmd: ipr command struct
  6555. *
  6556. * This utility function sends an inquiry to the adapter.
  6557. *
  6558. * Return value:
  6559. * none
  6560. **/
  6561. static void ipr_ioafp_inquiry(struct ipr_cmnd *ipr_cmd, u8 flags, u8 page,
  6562. dma_addr_t dma_addr, u8 xfer_len)
  6563. {
  6564. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6565. ENTER;
  6566. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_SCSICDB;
  6567. ioarcb->res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  6568. ioarcb->cmd_pkt.cdb[0] = INQUIRY;
  6569. ioarcb->cmd_pkt.cdb[1] = flags;
  6570. ioarcb->cmd_pkt.cdb[2] = page;
  6571. ioarcb->cmd_pkt.cdb[4] = xfer_len;
  6572. ipr_init_ioadl(ipr_cmd, dma_addr, xfer_len, IPR_IOADL_FLAGS_READ_LAST);
  6573. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, IPR_INTERNAL_TIMEOUT);
  6574. LEAVE;
  6575. }
  6576. /**
  6577. * ipr_inquiry_page_supported - Is the given inquiry page supported
  6578. * @page0: inquiry page 0 buffer
  6579. * @page: page code.
  6580. *
  6581. * This function determines if the specified inquiry page is supported.
  6582. *
  6583. * Return value:
  6584. * 1 if page is supported / 0 if not
  6585. **/
  6586. static int ipr_inquiry_page_supported(struct ipr_inquiry_page0 *page0, u8 page)
  6587. {
  6588. int i;
  6589. for (i = 0; i < min_t(u8, page0->len, IPR_INQUIRY_PAGE0_ENTRIES); i++)
  6590. if (page0->page[i] == page)
  6591. return 1;
  6592. return 0;
  6593. }
  6594. /**
  6595. * ipr_ioafp_cap_inquiry - Send a Page 0xD0 Inquiry to the adapter.
  6596. * @ipr_cmd: ipr command struct
  6597. *
  6598. * This function sends a Page 0xD0 inquiry to the adapter
  6599. * to retrieve adapter capabilities.
  6600. *
  6601. * Return value:
  6602. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6603. **/
  6604. static int ipr_ioafp_cap_inquiry(struct ipr_cmnd *ipr_cmd)
  6605. {
  6606. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6607. struct ipr_inquiry_page0 *page0 = &ioa_cfg->vpd_cbs->page0_data;
  6608. struct ipr_inquiry_cap *cap = &ioa_cfg->vpd_cbs->cap;
  6609. ENTER;
  6610. ipr_cmd->job_step = ipr_ioafp_query_ioa_cfg;
  6611. memset(cap, 0, sizeof(*cap));
  6612. if (ipr_inquiry_page_supported(page0, 0xD0)) {
  6613. ipr_ioafp_inquiry(ipr_cmd, 1, 0xD0,
  6614. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, cap),
  6615. sizeof(struct ipr_inquiry_cap));
  6616. return IPR_RC_JOB_RETURN;
  6617. }
  6618. LEAVE;
  6619. return IPR_RC_JOB_CONTINUE;
  6620. }
  6621. /**
  6622. * ipr_ioafp_page3_inquiry - Send a Page 3 Inquiry to the adapter.
  6623. * @ipr_cmd: ipr command struct
  6624. *
  6625. * This function sends a Page 3 inquiry to the adapter
  6626. * to retrieve software VPD information.
  6627. *
  6628. * Return value:
  6629. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6630. **/
  6631. static int ipr_ioafp_page3_inquiry(struct ipr_cmnd *ipr_cmd)
  6632. {
  6633. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6634. ENTER;
  6635. ipr_cmd->job_step = ipr_ioafp_cap_inquiry;
  6636. ipr_ioafp_inquiry(ipr_cmd, 1, 3,
  6637. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, page3_data),
  6638. sizeof(struct ipr_inquiry_page3));
  6639. LEAVE;
  6640. return IPR_RC_JOB_RETURN;
  6641. }
  6642. /**
  6643. * ipr_ioafp_page0_inquiry - Send a Page 0 Inquiry to the adapter.
  6644. * @ipr_cmd: ipr command struct
  6645. *
  6646. * This function sends a Page 0 inquiry to the adapter
  6647. * to retrieve supported inquiry pages.
  6648. *
  6649. * Return value:
  6650. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6651. **/
  6652. static int ipr_ioafp_page0_inquiry(struct ipr_cmnd *ipr_cmd)
  6653. {
  6654. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6655. char type[5];
  6656. ENTER;
  6657. /* Grab the type out of the VPD and store it away */
  6658. memcpy(type, ioa_cfg->vpd_cbs->ioa_vpd.std_inq_data.vpids.product_id, 4);
  6659. type[4] = '\0';
  6660. ioa_cfg->type = simple_strtoul((char *)type, NULL, 16);
  6661. ipr_cmd->job_step = ipr_ioafp_page3_inquiry;
  6662. ipr_ioafp_inquiry(ipr_cmd, 1, 0,
  6663. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, page0_data),
  6664. sizeof(struct ipr_inquiry_page0));
  6665. LEAVE;
  6666. return IPR_RC_JOB_RETURN;
  6667. }
  6668. /**
  6669. * ipr_ioafp_std_inquiry - Send a Standard Inquiry to the adapter.
  6670. * @ipr_cmd: ipr command struct
  6671. *
  6672. * This function sends a standard inquiry to the adapter.
  6673. *
  6674. * Return value:
  6675. * IPR_RC_JOB_RETURN
  6676. **/
  6677. static int ipr_ioafp_std_inquiry(struct ipr_cmnd *ipr_cmd)
  6678. {
  6679. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6680. ENTER;
  6681. ipr_cmd->job_step = ipr_ioafp_page0_inquiry;
  6682. ipr_ioafp_inquiry(ipr_cmd, 0, 0,
  6683. ioa_cfg->vpd_cbs_dma + offsetof(struct ipr_misc_cbs, ioa_vpd),
  6684. sizeof(struct ipr_ioa_vpd));
  6685. LEAVE;
  6686. return IPR_RC_JOB_RETURN;
  6687. }
  6688. /**
  6689. * ipr_ioafp_identify_hrrq - Send Identify Host RRQ.
  6690. * @ipr_cmd: ipr command struct
  6691. *
  6692. * This function send an Identify Host Request Response Queue
  6693. * command to establish the HRRQ with the adapter.
  6694. *
  6695. * Return value:
  6696. * IPR_RC_JOB_RETURN
  6697. **/
  6698. static int ipr_ioafp_identify_hrrq(struct ipr_cmnd *ipr_cmd)
  6699. {
  6700. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6701. struct ipr_ioarcb *ioarcb = &ipr_cmd->ioarcb;
  6702. struct ipr_hrr_queue *hrrq;
  6703. ENTER;
  6704. ipr_cmd->job_step = ipr_ioafp_std_inquiry;
  6705. dev_info(&ioa_cfg->pdev->dev, "Starting IOA initialization sequence.\n");
  6706. if (ioa_cfg->identify_hrrq_index < ioa_cfg->hrrq_num) {
  6707. hrrq = &ioa_cfg->hrrq[ioa_cfg->identify_hrrq_index];
  6708. ioarcb->cmd_pkt.cdb[0] = IPR_ID_HOST_RR_Q;
  6709. ioarcb->res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  6710. ioarcb->cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  6711. if (ioa_cfg->sis64)
  6712. ioarcb->cmd_pkt.cdb[1] = 0x1;
  6713. if (ioa_cfg->nvectors == 1)
  6714. ioarcb->cmd_pkt.cdb[1] &= ~IPR_ID_HRRQ_SELE_ENABLE;
  6715. else
  6716. ioarcb->cmd_pkt.cdb[1] |= IPR_ID_HRRQ_SELE_ENABLE;
  6717. ioarcb->cmd_pkt.cdb[2] =
  6718. ((u64) hrrq->host_rrq_dma >> 24) & 0xff;
  6719. ioarcb->cmd_pkt.cdb[3] =
  6720. ((u64) hrrq->host_rrq_dma >> 16) & 0xff;
  6721. ioarcb->cmd_pkt.cdb[4] =
  6722. ((u64) hrrq->host_rrq_dma >> 8) & 0xff;
  6723. ioarcb->cmd_pkt.cdb[5] =
  6724. ((u64) hrrq->host_rrq_dma) & 0xff;
  6725. ioarcb->cmd_pkt.cdb[7] =
  6726. ((sizeof(u32) * hrrq->size) >> 8) & 0xff;
  6727. ioarcb->cmd_pkt.cdb[8] =
  6728. (sizeof(u32) * hrrq->size) & 0xff;
  6729. if (ioarcb->cmd_pkt.cdb[1] & IPR_ID_HRRQ_SELE_ENABLE)
  6730. ioarcb->cmd_pkt.cdb[9] =
  6731. ioa_cfg->identify_hrrq_index;
  6732. if (ioa_cfg->sis64) {
  6733. ioarcb->cmd_pkt.cdb[10] =
  6734. ((u64) hrrq->host_rrq_dma >> 56) & 0xff;
  6735. ioarcb->cmd_pkt.cdb[11] =
  6736. ((u64) hrrq->host_rrq_dma >> 48) & 0xff;
  6737. ioarcb->cmd_pkt.cdb[12] =
  6738. ((u64) hrrq->host_rrq_dma >> 40) & 0xff;
  6739. ioarcb->cmd_pkt.cdb[13] =
  6740. ((u64) hrrq->host_rrq_dma >> 32) & 0xff;
  6741. }
  6742. if (ioarcb->cmd_pkt.cdb[1] & IPR_ID_HRRQ_SELE_ENABLE)
  6743. ioarcb->cmd_pkt.cdb[14] =
  6744. ioa_cfg->identify_hrrq_index;
  6745. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout,
  6746. IPR_INTERNAL_TIMEOUT);
  6747. if (++ioa_cfg->identify_hrrq_index < ioa_cfg->hrrq_num)
  6748. ipr_cmd->job_step = ipr_ioafp_identify_hrrq;
  6749. LEAVE;
  6750. return IPR_RC_JOB_RETURN;
  6751. }
  6752. LEAVE;
  6753. return IPR_RC_JOB_CONTINUE;
  6754. }
  6755. /**
  6756. * ipr_reset_timer_done - Adapter reset timer function
  6757. * @ipr_cmd: ipr command struct
  6758. *
  6759. * Description: This function is used in adapter reset processing
  6760. * for timing events. If the reset_cmd pointer in the IOA
  6761. * config struct is not this adapter's we are doing nested
  6762. * resets and fail_all_ops will take care of freeing the
  6763. * command block.
  6764. *
  6765. * Return value:
  6766. * none
  6767. **/
  6768. static void ipr_reset_timer_done(struct ipr_cmnd *ipr_cmd)
  6769. {
  6770. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6771. unsigned long lock_flags = 0;
  6772. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  6773. if (ioa_cfg->reset_cmd == ipr_cmd) {
  6774. list_del(&ipr_cmd->queue);
  6775. ipr_cmd->done(ipr_cmd);
  6776. }
  6777. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  6778. }
  6779. /**
  6780. * ipr_reset_start_timer - Start a timer for adapter reset job
  6781. * @ipr_cmd: ipr command struct
  6782. * @timeout: timeout value
  6783. *
  6784. * Description: This function is used in adapter reset processing
  6785. * for timing events. If the reset_cmd pointer in the IOA
  6786. * config struct is not this adapter's we are doing nested
  6787. * resets and fail_all_ops will take care of freeing the
  6788. * command block.
  6789. *
  6790. * Return value:
  6791. * none
  6792. **/
  6793. static void ipr_reset_start_timer(struct ipr_cmnd *ipr_cmd,
  6794. unsigned long timeout)
  6795. {
  6796. ENTER;
  6797. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  6798. ipr_cmd->done = ipr_reset_ioa_job;
  6799. ipr_cmd->timer.data = (unsigned long) ipr_cmd;
  6800. ipr_cmd->timer.expires = jiffies + timeout;
  6801. ipr_cmd->timer.function = (void (*)(unsigned long))ipr_reset_timer_done;
  6802. add_timer(&ipr_cmd->timer);
  6803. }
  6804. /**
  6805. * ipr_init_ioa_mem - Initialize ioa_cfg control block
  6806. * @ioa_cfg: ioa cfg struct
  6807. *
  6808. * Return value:
  6809. * nothing
  6810. **/
  6811. static void ipr_init_ioa_mem(struct ipr_ioa_cfg *ioa_cfg)
  6812. {
  6813. struct ipr_hrr_queue *hrrq;
  6814. for_each_hrrq(hrrq, ioa_cfg) {
  6815. spin_lock(&hrrq->_lock);
  6816. memset(hrrq->host_rrq, 0, sizeof(u32) * hrrq->size);
  6817. /* Initialize Host RRQ pointers */
  6818. hrrq->hrrq_start = hrrq->host_rrq;
  6819. hrrq->hrrq_end = &hrrq->host_rrq[hrrq->size - 1];
  6820. hrrq->hrrq_curr = hrrq->hrrq_start;
  6821. hrrq->toggle_bit = 1;
  6822. spin_unlock(&hrrq->_lock);
  6823. }
  6824. wmb();
  6825. ioa_cfg->identify_hrrq_index = 0;
  6826. if (ioa_cfg->hrrq_num == 1)
  6827. atomic_set(&ioa_cfg->hrrq_index, 0);
  6828. else
  6829. atomic_set(&ioa_cfg->hrrq_index, 1);
  6830. /* Zero out config table */
  6831. memset(ioa_cfg->u.cfg_table, 0, ioa_cfg->cfg_table_size);
  6832. }
  6833. /**
  6834. * ipr_reset_next_stage - Process IPL stage change based on feedback register.
  6835. * @ipr_cmd: ipr command struct
  6836. *
  6837. * Return value:
  6838. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  6839. **/
  6840. static int ipr_reset_next_stage(struct ipr_cmnd *ipr_cmd)
  6841. {
  6842. unsigned long stage, stage_time;
  6843. u32 feedback;
  6844. volatile u32 int_reg;
  6845. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6846. u64 maskval = 0;
  6847. feedback = readl(ioa_cfg->regs.init_feedback_reg);
  6848. stage = feedback & IPR_IPL_INIT_STAGE_MASK;
  6849. stage_time = feedback & IPR_IPL_INIT_STAGE_TIME_MASK;
  6850. ipr_dbg("IPL stage = 0x%lx, IPL stage time = %ld\n", stage, stage_time);
  6851. /* sanity check the stage_time value */
  6852. if (stage_time == 0)
  6853. stage_time = IPR_IPL_INIT_DEFAULT_STAGE_TIME;
  6854. else if (stage_time < IPR_IPL_INIT_MIN_STAGE_TIME)
  6855. stage_time = IPR_IPL_INIT_MIN_STAGE_TIME;
  6856. else if (stage_time > IPR_LONG_OPERATIONAL_TIMEOUT)
  6857. stage_time = IPR_LONG_OPERATIONAL_TIMEOUT;
  6858. if (stage == IPR_IPL_INIT_STAGE_UNKNOWN) {
  6859. writel(IPR_PCII_IPL_STAGE_CHANGE, ioa_cfg->regs.set_interrupt_mask_reg);
  6860. int_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  6861. stage_time = ioa_cfg->transop_timeout;
  6862. ipr_cmd->job_step = ipr_ioafp_identify_hrrq;
  6863. } else if (stage == IPR_IPL_INIT_STAGE_TRANSOP) {
  6864. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg32);
  6865. if (int_reg & IPR_PCII_IOA_TRANS_TO_OPER) {
  6866. ipr_cmd->job_step = ipr_ioafp_identify_hrrq;
  6867. maskval = IPR_PCII_IPL_STAGE_CHANGE;
  6868. maskval = (maskval << 32) | IPR_PCII_IOA_TRANS_TO_OPER;
  6869. writeq(maskval, ioa_cfg->regs.set_interrupt_mask_reg);
  6870. int_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  6871. return IPR_RC_JOB_CONTINUE;
  6872. }
  6873. }
  6874. ipr_cmd->timer.data = (unsigned long) ipr_cmd;
  6875. ipr_cmd->timer.expires = jiffies + stage_time * HZ;
  6876. ipr_cmd->timer.function = (void (*)(unsigned long))ipr_oper_timeout;
  6877. ipr_cmd->done = ipr_reset_ioa_job;
  6878. add_timer(&ipr_cmd->timer);
  6879. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  6880. return IPR_RC_JOB_RETURN;
  6881. }
  6882. /**
  6883. * ipr_reset_enable_ioa - Enable the IOA following a reset.
  6884. * @ipr_cmd: ipr command struct
  6885. *
  6886. * This function reinitializes some control blocks and
  6887. * enables destructive diagnostics on the adapter.
  6888. *
  6889. * Return value:
  6890. * IPR_RC_JOB_RETURN
  6891. **/
  6892. static int ipr_reset_enable_ioa(struct ipr_cmnd *ipr_cmd)
  6893. {
  6894. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6895. volatile u32 int_reg;
  6896. volatile u64 maskval;
  6897. int i;
  6898. ENTER;
  6899. ipr_cmd->job_step = ipr_ioafp_identify_hrrq;
  6900. ipr_init_ioa_mem(ioa_cfg);
  6901. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  6902. spin_lock(&ioa_cfg->hrrq[i]._lock);
  6903. ioa_cfg->hrrq[i].allow_interrupts = 1;
  6904. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  6905. }
  6906. wmb();
  6907. if (ioa_cfg->sis64) {
  6908. /* Set the adapter to the correct endian mode. */
  6909. writel(IPR_ENDIAN_SWAP_KEY, ioa_cfg->regs.endian_swap_reg);
  6910. int_reg = readl(ioa_cfg->regs.endian_swap_reg);
  6911. }
  6912. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg32);
  6913. if (int_reg & IPR_PCII_IOA_TRANS_TO_OPER) {
  6914. writel((IPR_PCII_ERROR_INTERRUPTS | IPR_PCII_HRRQ_UPDATED),
  6915. ioa_cfg->regs.clr_interrupt_mask_reg32);
  6916. int_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  6917. return IPR_RC_JOB_CONTINUE;
  6918. }
  6919. /* Enable destructive diagnostics on IOA */
  6920. writel(ioa_cfg->doorbell, ioa_cfg->regs.set_uproc_interrupt_reg32);
  6921. if (ioa_cfg->sis64) {
  6922. maskval = IPR_PCII_IPL_STAGE_CHANGE;
  6923. maskval = (maskval << 32) | IPR_PCII_OPER_INTERRUPTS;
  6924. writeq(maskval, ioa_cfg->regs.clr_interrupt_mask_reg);
  6925. } else
  6926. writel(IPR_PCII_OPER_INTERRUPTS, ioa_cfg->regs.clr_interrupt_mask_reg32);
  6927. int_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  6928. dev_info(&ioa_cfg->pdev->dev, "Initializing IOA.\n");
  6929. if (ioa_cfg->sis64) {
  6930. ipr_cmd->job_step = ipr_reset_next_stage;
  6931. return IPR_RC_JOB_CONTINUE;
  6932. }
  6933. ipr_cmd->timer.data = (unsigned long) ipr_cmd;
  6934. ipr_cmd->timer.expires = jiffies + (ioa_cfg->transop_timeout * HZ);
  6935. ipr_cmd->timer.function = (void (*)(unsigned long))ipr_oper_timeout;
  6936. ipr_cmd->done = ipr_reset_ioa_job;
  6937. add_timer(&ipr_cmd->timer);
  6938. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  6939. LEAVE;
  6940. return IPR_RC_JOB_RETURN;
  6941. }
  6942. /**
  6943. * ipr_reset_wait_for_dump - Wait for a dump to timeout.
  6944. * @ipr_cmd: ipr command struct
  6945. *
  6946. * This function is invoked when an adapter dump has run out
  6947. * of processing time.
  6948. *
  6949. * Return value:
  6950. * IPR_RC_JOB_CONTINUE
  6951. **/
  6952. static int ipr_reset_wait_for_dump(struct ipr_cmnd *ipr_cmd)
  6953. {
  6954. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  6955. if (ioa_cfg->sdt_state == GET_DUMP)
  6956. ioa_cfg->sdt_state = WAIT_FOR_DUMP;
  6957. else if (ioa_cfg->sdt_state == READ_DUMP)
  6958. ioa_cfg->sdt_state = ABORT_DUMP;
  6959. ioa_cfg->dump_timeout = 1;
  6960. ipr_cmd->job_step = ipr_reset_alert;
  6961. return IPR_RC_JOB_CONTINUE;
  6962. }
  6963. /**
  6964. * ipr_unit_check_no_data - Log a unit check/no data error log
  6965. * @ioa_cfg: ioa config struct
  6966. *
  6967. * Logs an error indicating the adapter unit checked, but for some
  6968. * reason, we were unable to fetch the unit check buffer.
  6969. *
  6970. * Return value:
  6971. * nothing
  6972. **/
  6973. static void ipr_unit_check_no_data(struct ipr_ioa_cfg *ioa_cfg)
  6974. {
  6975. ioa_cfg->errors_logged++;
  6976. dev_err(&ioa_cfg->pdev->dev, "IOA unit check with no data\n");
  6977. }
  6978. /**
  6979. * ipr_get_unit_check_buffer - Get the unit check buffer from the IOA
  6980. * @ioa_cfg: ioa config struct
  6981. *
  6982. * Fetches the unit check buffer from the adapter by clocking the data
  6983. * through the mailbox register.
  6984. *
  6985. * Return value:
  6986. * nothing
  6987. **/
  6988. static void ipr_get_unit_check_buffer(struct ipr_ioa_cfg *ioa_cfg)
  6989. {
  6990. unsigned long mailbox;
  6991. struct ipr_hostrcb *hostrcb;
  6992. struct ipr_uc_sdt sdt;
  6993. int rc, length;
  6994. u32 ioasc;
  6995. mailbox = readl(ioa_cfg->ioa_mailbox);
  6996. if (!ioa_cfg->sis64 && !ipr_sdt_is_fmt2(mailbox)) {
  6997. ipr_unit_check_no_data(ioa_cfg);
  6998. return;
  6999. }
  7000. memset(&sdt, 0, sizeof(struct ipr_uc_sdt));
  7001. rc = ipr_get_ldump_data_section(ioa_cfg, mailbox, (__be32 *) &sdt,
  7002. (sizeof(struct ipr_uc_sdt)) / sizeof(__be32));
  7003. if (rc || !(sdt.entry[0].flags & IPR_SDT_VALID_ENTRY) ||
  7004. ((be32_to_cpu(sdt.hdr.state) != IPR_FMT3_SDT_READY_TO_USE) &&
  7005. (be32_to_cpu(sdt.hdr.state) != IPR_FMT2_SDT_READY_TO_USE))) {
  7006. ipr_unit_check_no_data(ioa_cfg);
  7007. return;
  7008. }
  7009. /* Find length of the first sdt entry (UC buffer) */
  7010. if (be32_to_cpu(sdt.hdr.state) == IPR_FMT3_SDT_READY_TO_USE)
  7011. length = be32_to_cpu(sdt.entry[0].end_token);
  7012. else
  7013. length = (be32_to_cpu(sdt.entry[0].end_token) -
  7014. be32_to_cpu(sdt.entry[0].start_token)) &
  7015. IPR_FMT2_MBX_ADDR_MASK;
  7016. hostrcb = list_entry(ioa_cfg->hostrcb_free_q.next,
  7017. struct ipr_hostrcb, queue);
  7018. list_del(&hostrcb->queue);
  7019. memset(&hostrcb->hcam, 0, sizeof(hostrcb->hcam));
  7020. rc = ipr_get_ldump_data_section(ioa_cfg,
  7021. be32_to_cpu(sdt.entry[0].start_token),
  7022. (__be32 *)&hostrcb->hcam,
  7023. min(length, (int)sizeof(hostrcb->hcam)) / sizeof(__be32));
  7024. if (!rc) {
  7025. ipr_handle_log_data(ioa_cfg, hostrcb);
  7026. ioasc = be32_to_cpu(hostrcb->hcam.u.error.fd_ioasc);
  7027. if (ioasc == IPR_IOASC_NR_IOA_RESET_REQUIRED &&
  7028. ioa_cfg->sdt_state == GET_DUMP)
  7029. ioa_cfg->sdt_state = WAIT_FOR_DUMP;
  7030. } else
  7031. ipr_unit_check_no_data(ioa_cfg);
  7032. list_add_tail(&hostrcb->queue, &ioa_cfg->hostrcb_free_q);
  7033. }
  7034. /**
  7035. * ipr_reset_get_unit_check_job - Call to get the unit check buffer.
  7036. * @ipr_cmd: ipr command struct
  7037. *
  7038. * Description: This function will call to get the unit check buffer.
  7039. *
  7040. * Return value:
  7041. * IPR_RC_JOB_RETURN
  7042. **/
  7043. static int ipr_reset_get_unit_check_job(struct ipr_cmnd *ipr_cmd)
  7044. {
  7045. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7046. ENTER;
  7047. ioa_cfg->ioa_unit_checked = 0;
  7048. ipr_get_unit_check_buffer(ioa_cfg);
  7049. ipr_cmd->job_step = ipr_reset_alert;
  7050. ipr_reset_start_timer(ipr_cmd, 0);
  7051. LEAVE;
  7052. return IPR_RC_JOB_RETURN;
  7053. }
  7054. /**
  7055. * ipr_reset_restore_cfg_space - Restore PCI config space.
  7056. * @ipr_cmd: ipr command struct
  7057. *
  7058. * Description: This function restores the saved PCI config space of
  7059. * the adapter, fails all outstanding ops back to the callers, and
  7060. * fetches the dump/unit check if applicable to this reset.
  7061. *
  7062. * Return value:
  7063. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7064. **/
  7065. static int ipr_reset_restore_cfg_space(struct ipr_cmnd *ipr_cmd)
  7066. {
  7067. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7068. u32 int_reg;
  7069. ENTER;
  7070. ioa_cfg->pdev->state_saved = true;
  7071. pci_restore_state(ioa_cfg->pdev);
  7072. if (ipr_set_pcix_cmd_reg(ioa_cfg)) {
  7073. ipr_cmd->s.ioasa.hdr.ioasc = cpu_to_be32(IPR_IOASC_PCI_ACCESS_ERROR);
  7074. return IPR_RC_JOB_CONTINUE;
  7075. }
  7076. ipr_fail_all_ops(ioa_cfg);
  7077. if (ioa_cfg->sis64) {
  7078. /* Set the adapter to the correct endian mode. */
  7079. writel(IPR_ENDIAN_SWAP_KEY, ioa_cfg->regs.endian_swap_reg);
  7080. int_reg = readl(ioa_cfg->regs.endian_swap_reg);
  7081. }
  7082. if (ioa_cfg->ioa_unit_checked) {
  7083. if (ioa_cfg->sis64) {
  7084. ipr_cmd->job_step = ipr_reset_get_unit_check_job;
  7085. ipr_reset_start_timer(ipr_cmd, IPR_DUMP_DELAY_TIMEOUT);
  7086. return IPR_RC_JOB_RETURN;
  7087. } else {
  7088. ioa_cfg->ioa_unit_checked = 0;
  7089. ipr_get_unit_check_buffer(ioa_cfg);
  7090. ipr_cmd->job_step = ipr_reset_alert;
  7091. ipr_reset_start_timer(ipr_cmd, 0);
  7092. return IPR_RC_JOB_RETURN;
  7093. }
  7094. }
  7095. if (ioa_cfg->in_ioa_bringdown) {
  7096. ipr_cmd->job_step = ipr_ioa_bringdown_done;
  7097. } else {
  7098. ipr_cmd->job_step = ipr_reset_enable_ioa;
  7099. if (GET_DUMP == ioa_cfg->sdt_state) {
  7100. ioa_cfg->sdt_state = READ_DUMP;
  7101. ioa_cfg->dump_timeout = 0;
  7102. if (ioa_cfg->sis64)
  7103. ipr_reset_start_timer(ipr_cmd, IPR_SIS64_DUMP_TIMEOUT);
  7104. else
  7105. ipr_reset_start_timer(ipr_cmd, IPR_SIS32_DUMP_TIMEOUT);
  7106. ipr_cmd->job_step = ipr_reset_wait_for_dump;
  7107. schedule_work(&ioa_cfg->work_q);
  7108. return IPR_RC_JOB_RETURN;
  7109. }
  7110. }
  7111. LEAVE;
  7112. return IPR_RC_JOB_CONTINUE;
  7113. }
  7114. /**
  7115. * ipr_reset_bist_done - BIST has completed on the adapter.
  7116. * @ipr_cmd: ipr command struct
  7117. *
  7118. * Description: Unblock config space and resume the reset process.
  7119. *
  7120. * Return value:
  7121. * IPR_RC_JOB_CONTINUE
  7122. **/
  7123. static int ipr_reset_bist_done(struct ipr_cmnd *ipr_cmd)
  7124. {
  7125. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7126. ENTER;
  7127. if (ioa_cfg->cfg_locked)
  7128. pci_cfg_access_unlock(ioa_cfg->pdev);
  7129. ioa_cfg->cfg_locked = 0;
  7130. ipr_cmd->job_step = ipr_reset_restore_cfg_space;
  7131. LEAVE;
  7132. return IPR_RC_JOB_CONTINUE;
  7133. }
  7134. /**
  7135. * ipr_reset_start_bist - Run BIST on the adapter.
  7136. * @ipr_cmd: ipr command struct
  7137. *
  7138. * Description: This function runs BIST on the adapter, then delays 2 seconds.
  7139. *
  7140. * Return value:
  7141. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7142. **/
  7143. static int ipr_reset_start_bist(struct ipr_cmnd *ipr_cmd)
  7144. {
  7145. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7146. int rc = PCIBIOS_SUCCESSFUL;
  7147. ENTER;
  7148. if (ioa_cfg->ipr_chip->bist_method == IPR_MMIO)
  7149. writel(IPR_UPROCI_SIS64_START_BIST,
  7150. ioa_cfg->regs.set_uproc_interrupt_reg32);
  7151. else
  7152. rc = pci_write_config_byte(ioa_cfg->pdev, PCI_BIST, PCI_BIST_START);
  7153. if (rc == PCIBIOS_SUCCESSFUL) {
  7154. ipr_cmd->job_step = ipr_reset_bist_done;
  7155. ipr_reset_start_timer(ipr_cmd, IPR_WAIT_FOR_BIST_TIMEOUT);
  7156. rc = IPR_RC_JOB_RETURN;
  7157. } else {
  7158. if (ioa_cfg->cfg_locked)
  7159. pci_cfg_access_unlock(ipr_cmd->ioa_cfg->pdev);
  7160. ioa_cfg->cfg_locked = 0;
  7161. ipr_cmd->s.ioasa.hdr.ioasc = cpu_to_be32(IPR_IOASC_PCI_ACCESS_ERROR);
  7162. rc = IPR_RC_JOB_CONTINUE;
  7163. }
  7164. LEAVE;
  7165. return rc;
  7166. }
  7167. /**
  7168. * ipr_reset_slot_reset_done - Clear PCI reset to the adapter
  7169. * @ipr_cmd: ipr command struct
  7170. *
  7171. * Description: This clears PCI reset to the adapter and delays two seconds.
  7172. *
  7173. * Return value:
  7174. * IPR_RC_JOB_RETURN
  7175. **/
  7176. static int ipr_reset_slot_reset_done(struct ipr_cmnd *ipr_cmd)
  7177. {
  7178. ENTER;
  7179. pci_set_pcie_reset_state(ipr_cmd->ioa_cfg->pdev, pcie_deassert_reset);
  7180. ipr_cmd->job_step = ipr_reset_bist_done;
  7181. ipr_reset_start_timer(ipr_cmd, IPR_WAIT_FOR_BIST_TIMEOUT);
  7182. LEAVE;
  7183. return IPR_RC_JOB_RETURN;
  7184. }
  7185. /**
  7186. * ipr_reset_slot_reset - Reset the PCI slot of the adapter.
  7187. * @ipr_cmd: ipr command struct
  7188. *
  7189. * Description: This asserts PCI reset to the adapter.
  7190. *
  7191. * Return value:
  7192. * IPR_RC_JOB_RETURN
  7193. **/
  7194. static int ipr_reset_slot_reset(struct ipr_cmnd *ipr_cmd)
  7195. {
  7196. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7197. struct pci_dev *pdev = ioa_cfg->pdev;
  7198. ENTER;
  7199. pci_set_pcie_reset_state(pdev, pcie_warm_reset);
  7200. ipr_cmd->job_step = ipr_reset_slot_reset_done;
  7201. ipr_reset_start_timer(ipr_cmd, IPR_PCI_RESET_TIMEOUT);
  7202. LEAVE;
  7203. return IPR_RC_JOB_RETURN;
  7204. }
  7205. /**
  7206. * ipr_reset_block_config_access_wait - Wait for permission to block config access
  7207. * @ipr_cmd: ipr command struct
  7208. *
  7209. * Description: This attempts to block config access to the IOA.
  7210. *
  7211. * Return value:
  7212. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7213. **/
  7214. static int ipr_reset_block_config_access_wait(struct ipr_cmnd *ipr_cmd)
  7215. {
  7216. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7217. int rc = IPR_RC_JOB_CONTINUE;
  7218. if (pci_cfg_access_trylock(ioa_cfg->pdev)) {
  7219. ioa_cfg->cfg_locked = 1;
  7220. ipr_cmd->job_step = ioa_cfg->reset;
  7221. } else {
  7222. if (ipr_cmd->u.time_left) {
  7223. rc = IPR_RC_JOB_RETURN;
  7224. ipr_cmd->u.time_left -= IPR_CHECK_FOR_RESET_TIMEOUT;
  7225. ipr_reset_start_timer(ipr_cmd,
  7226. IPR_CHECK_FOR_RESET_TIMEOUT);
  7227. } else {
  7228. ipr_cmd->job_step = ioa_cfg->reset;
  7229. dev_err(&ioa_cfg->pdev->dev,
  7230. "Timed out waiting to lock config access. Resetting anyway.\n");
  7231. }
  7232. }
  7233. return rc;
  7234. }
  7235. /**
  7236. * ipr_reset_block_config_access - Block config access to the IOA
  7237. * @ipr_cmd: ipr command struct
  7238. *
  7239. * Description: This attempts to block config access to the IOA
  7240. *
  7241. * Return value:
  7242. * IPR_RC_JOB_CONTINUE
  7243. **/
  7244. static int ipr_reset_block_config_access(struct ipr_cmnd *ipr_cmd)
  7245. {
  7246. ipr_cmd->ioa_cfg->cfg_locked = 0;
  7247. ipr_cmd->job_step = ipr_reset_block_config_access_wait;
  7248. ipr_cmd->u.time_left = IPR_WAIT_FOR_RESET_TIMEOUT;
  7249. return IPR_RC_JOB_CONTINUE;
  7250. }
  7251. /**
  7252. * ipr_reset_allowed - Query whether or not IOA can be reset
  7253. * @ioa_cfg: ioa config struct
  7254. *
  7255. * Return value:
  7256. * 0 if reset not allowed / non-zero if reset is allowed
  7257. **/
  7258. static int ipr_reset_allowed(struct ipr_ioa_cfg *ioa_cfg)
  7259. {
  7260. volatile u32 temp_reg;
  7261. temp_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  7262. return ((temp_reg & IPR_PCII_CRITICAL_OPERATION) == 0);
  7263. }
  7264. /**
  7265. * ipr_reset_wait_to_start_bist - Wait for permission to reset IOA.
  7266. * @ipr_cmd: ipr command struct
  7267. *
  7268. * Description: This function waits for adapter permission to run BIST,
  7269. * then runs BIST. If the adapter does not give permission after a
  7270. * reasonable time, we will reset the adapter anyway. The impact of
  7271. * resetting the adapter without warning the adapter is the risk of
  7272. * losing the persistent error log on the adapter. If the adapter is
  7273. * reset while it is writing to the flash on the adapter, the flash
  7274. * segment will have bad ECC and be zeroed.
  7275. *
  7276. * Return value:
  7277. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7278. **/
  7279. static int ipr_reset_wait_to_start_bist(struct ipr_cmnd *ipr_cmd)
  7280. {
  7281. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7282. int rc = IPR_RC_JOB_RETURN;
  7283. if (!ipr_reset_allowed(ioa_cfg) && ipr_cmd->u.time_left) {
  7284. ipr_cmd->u.time_left -= IPR_CHECK_FOR_RESET_TIMEOUT;
  7285. ipr_reset_start_timer(ipr_cmd, IPR_CHECK_FOR_RESET_TIMEOUT);
  7286. } else {
  7287. ipr_cmd->job_step = ipr_reset_block_config_access;
  7288. rc = IPR_RC_JOB_CONTINUE;
  7289. }
  7290. return rc;
  7291. }
  7292. /**
  7293. * ipr_reset_alert - Alert the adapter of a pending reset
  7294. * @ipr_cmd: ipr command struct
  7295. *
  7296. * Description: This function alerts the adapter that it will be reset.
  7297. * If memory space is not currently enabled, proceed directly
  7298. * to running BIST on the adapter. The timer must always be started
  7299. * so we guarantee we do not run BIST from ipr_isr.
  7300. *
  7301. * Return value:
  7302. * IPR_RC_JOB_RETURN
  7303. **/
  7304. static int ipr_reset_alert(struct ipr_cmnd *ipr_cmd)
  7305. {
  7306. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7307. u16 cmd_reg;
  7308. int rc;
  7309. ENTER;
  7310. rc = pci_read_config_word(ioa_cfg->pdev, PCI_COMMAND, &cmd_reg);
  7311. if ((rc == PCIBIOS_SUCCESSFUL) && (cmd_reg & PCI_COMMAND_MEMORY)) {
  7312. ipr_mask_and_clear_interrupts(ioa_cfg, ~0);
  7313. writel(IPR_UPROCI_RESET_ALERT, ioa_cfg->regs.set_uproc_interrupt_reg32);
  7314. ipr_cmd->job_step = ipr_reset_wait_to_start_bist;
  7315. } else {
  7316. ipr_cmd->job_step = ipr_reset_block_config_access;
  7317. }
  7318. ipr_cmd->u.time_left = IPR_WAIT_FOR_RESET_TIMEOUT;
  7319. ipr_reset_start_timer(ipr_cmd, IPR_CHECK_FOR_RESET_TIMEOUT);
  7320. LEAVE;
  7321. return IPR_RC_JOB_RETURN;
  7322. }
  7323. /**
  7324. * ipr_reset_ucode_download_done - Microcode download completion
  7325. * @ipr_cmd: ipr command struct
  7326. *
  7327. * Description: This function unmaps the microcode download buffer.
  7328. *
  7329. * Return value:
  7330. * IPR_RC_JOB_CONTINUE
  7331. **/
  7332. static int ipr_reset_ucode_download_done(struct ipr_cmnd *ipr_cmd)
  7333. {
  7334. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7335. struct ipr_sglist *sglist = ioa_cfg->ucode_sglist;
  7336. pci_unmap_sg(ioa_cfg->pdev, sglist->scatterlist,
  7337. sglist->num_sg, DMA_TO_DEVICE);
  7338. ipr_cmd->job_step = ipr_reset_alert;
  7339. return IPR_RC_JOB_CONTINUE;
  7340. }
  7341. /**
  7342. * ipr_reset_ucode_download - Download microcode to the adapter
  7343. * @ipr_cmd: ipr command struct
  7344. *
  7345. * Description: This function checks to see if it there is microcode
  7346. * to download to the adapter. If there is, a download is performed.
  7347. *
  7348. * Return value:
  7349. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7350. **/
  7351. static int ipr_reset_ucode_download(struct ipr_cmnd *ipr_cmd)
  7352. {
  7353. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7354. struct ipr_sglist *sglist = ioa_cfg->ucode_sglist;
  7355. ENTER;
  7356. ipr_cmd->job_step = ipr_reset_alert;
  7357. if (!sglist)
  7358. return IPR_RC_JOB_CONTINUE;
  7359. ipr_cmd->ioarcb.res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  7360. ipr_cmd->ioarcb.cmd_pkt.request_type = IPR_RQTYPE_SCSICDB;
  7361. ipr_cmd->ioarcb.cmd_pkt.cdb[0] = WRITE_BUFFER;
  7362. ipr_cmd->ioarcb.cmd_pkt.cdb[1] = IPR_WR_BUF_DOWNLOAD_AND_SAVE;
  7363. ipr_cmd->ioarcb.cmd_pkt.cdb[6] = (sglist->buffer_len & 0xff0000) >> 16;
  7364. ipr_cmd->ioarcb.cmd_pkt.cdb[7] = (sglist->buffer_len & 0x00ff00) >> 8;
  7365. ipr_cmd->ioarcb.cmd_pkt.cdb[8] = sglist->buffer_len & 0x0000ff;
  7366. if (ioa_cfg->sis64)
  7367. ipr_build_ucode_ioadl64(ipr_cmd, sglist);
  7368. else
  7369. ipr_build_ucode_ioadl(ipr_cmd, sglist);
  7370. ipr_cmd->job_step = ipr_reset_ucode_download_done;
  7371. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout,
  7372. IPR_WRITE_BUFFER_TIMEOUT);
  7373. LEAVE;
  7374. return IPR_RC_JOB_RETURN;
  7375. }
  7376. /**
  7377. * ipr_reset_shutdown_ioa - Shutdown the adapter
  7378. * @ipr_cmd: ipr command struct
  7379. *
  7380. * Description: This function issues an adapter shutdown of the
  7381. * specified type to the specified adapter as part of the
  7382. * adapter reset job.
  7383. *
  7384. * Return value:
  7385. * IPR_RC_JOB_CONTINUE / IPR_RC_JOB_RETURN
  7386. **/
  7387. static int ipr_reset_shutdown_ioa(struct ipr_cmnd *ipr_cmd)
  7388. {
  7389. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7390. enum ipr_shutdown_type shutdown_type = ipr_cmd->u.shutdown_type;
  7391. unsigned long timeout;
  7392. int rc = IPR_RC_JOB_CONTINUE;
  7393. ENTER;
  7394. if (shutdown_type != IPR_SHUTDOWN_NONE &&
  7395. !ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead) {
  7396. ipr_cmd->ioarcb.res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  7397. ipr_cmd->ioarcb.cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  7398. ipr_cmd->ioarcb.cmd_pkt.cdb[0] = IPR_IOA_SHUTDOWN;
  7399. ipr_cmd->ioarcb.cmd_pkt.cdb[1] = shutdown_type;
  7400. if (shutdown_type == IPR_SHUTDOWN_NORMAL)
  7401. timeout = IPR_SHUTDOWN_TIMEOUT;
  7402. else if (shutdown_type == IPR_SHUTDOWN_PREPARE_FOR_NORMAL)
  7403. timeout = IPR_INTERNAL_TIMEOUT;
  7404. else if (ioa_cfg->dual_raid && ipr_dual_ioa_raid)
  7405. timeout = IPR_DUAL_IOA_ABBR_SHUTDOWN_TO;
  7406. else
  7407. timeout = IPR_ABBREV_SHUTDOWN_TIMEOUT;
  7408. ipr_do_req(ipr_cmd, ipr_reset_ioa_job, ipr_timeout, timeout);
  7409. rc = IPR_RC_JOB_RETURN;
  7410. ipr_cmd->job_step = ipr_reset_ucode_download;
  7411. } else
  7412. ipr_cmd->job_step = ipr_reset_alert;
  7413. LEAVE;
  7414. return rc;
  7415. }
  7416. /**
  7417. * ipr_reset_ioa_job - Adapter reset job
  7418. * @ipr_cmd: ipr command struct
  7419. *
  7420. * Description: This function is the job router for the adapter reset job.
  7421. *
  7422. * Return value:
  7423. * none
  7424. **/
  7425. static void ipr_reset_ioa_job(struct ipr_cmnd *ipr_cmd)
  7426. {
  7427. u32 rc, ioasc;
  7428. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7429. do {
  7430. ioasc = be32_to_cpu(ipr_cmd->s.ioasa.hdr.ioasc);
  7431. if (ioa_cfg->reset_cmd != ipr_cmd) {
  7432. /*
  7433. * We are doing nested adapter resets and this is
  7434. * not the current reset job.
  7435. */
  7436. list_add_tail(&ipr_cmd->queue,
  7437. &ipr_cmd->hrrq->hrrq_free_q);
  7438. return;
  7439. }
  7440. if (IPR_IOASC_SENSE_KEY(ioasc)) {
  7441. rc = ipr_cmd->job_step_failed(ipr_cmd);
  7442. if (rc == IPR_RC_JOB_RETURN)
  7443. return;
  7444. }
  7445. ipr_reinit_ipr_cmnd(ipr_cmd);
  7446. ipr_cmd->job_step_failed = ipr_reset_cmd_failed;
  7447. rc = ipr_cmd->job_step(ipr_cmd);
  7448. } while (rc == IPR_RC_JOB_CONTINUE);
  7449. }
  7450. /**
  7451. * _ipr_initiate_ioa_reset - Initiate an adapter reset
  7452. * @ioa_cfg: ioa config struct
  7453. * @job_step: first job step of reset job
  7454. * @shutdown_type: shutdown type
  7455. *
  7456. * Description: This function will initiate the reset of the given adapter
  7457. * starting at the selected job step.
  7458. * If the caller needs to wait on the completion of the reset,
  7459. * the caller must sleep on the reset_wait_q.
  7460. *
  7461. * Return value:
  7462. * none
  7463. **/
  7464. static void _ipr_initiate_ioa_reset(struct ipr_ioa_cfg *ioa_cfg,
  7465. int (*job_step) (struct ipr_cmnd *),
  7466. enum ipr_shutdown_type shutdown_type)
  7467. {
  7468. struct ipr_cmnd *ipr_cmd;
  7469. int i;
  7470. ioa_cfg->in_reset_reload = 1;
  7471. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7472. spin_lock(&ioa_cfg->hrrq[i]._lock);
  7473. ioa_cfg->hrrq[i].allow_cmds = 0;
  7474. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  7475. }
  7476. wmb();
  7477. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].removing_ioa)
  7478. scsi_block_requests(ioa_cfg->host);
  7479. ipr_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  7480. ioa_cfg->reset_cmd = ipr_cmd;
  7481. ipr_cmd->job_step = job_step;
  7482. ipr_cmd->u.shutdown_type = shutdown_type;
  7483. ipr_reset_ioa_job(ipr_cmd);
  7484. }
  7485. /**
  7486. * ipr_initiate_ioa_reset - Initiate an adapter reset
  7487. * @ioa_cfg: ioa config struct
  7488. * @shutdown_type: shutdown type
  7489. *
  7490. * Description: This function will initiate the reset of the given adapter.
  7491. * If the caller needs to wait on the completion of the reset,
  7492. * the caller must sleep on the reset_wait_q.
  7493. *
  7494. * Return value:
  7495. * none
  7496. **/
  7497. static void ipr_initiate_ioa_reset(struct ipr_ioa_cfg *ioa_cfg,
  7498. enum ipr_shutdown_type shutdown_type)
  7499. {
  7500. int i;
  7501. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead)
  7502. return;
  7503. if (ioa_cfg->in_reset_reload) {
  7504. if (ioa_cfg->sdt_state == GET_DUMP)
  7505. ioa_cfg->sdt_state = WAIT_FOR_DUMP;
  7506. else if (ioa_cfg->sdt_state == READ_DUMP)
  7507. ioa_cfg->sdt_state = ABORT_DUMP;
  7508. }
  7509. if (ioa_cfg->reset_retries++ >= IPR_NUM_RESET_RELOAD_RETRIES) {
  7510. dev_err(&ioa_cfg->pdev->dev,
  7511. "IOA taken offline - error recovery failed\n");
  7512. ioa_cfg->reset_retries = 0;
  7513. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7514. spin_lock(&ioa_cfg->hrrq[i]._lock);
  7515. ioa_cfg->hrrq[i].ioa_is_dead = 1;
  7516. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  7517. }
  7518. wmb();
  7519. if (ioa_cfg->in_ioa_bringdown) {
  7520. ioa_cfg->reset_cmd = NULL;
  7521. ioa_cfg->in_reset_reload = 0;
  7522. ipr_fail_all_ops(ioa_cfg);
  7523. wake_up_all(&ioa_cfg->reset_wait_q);
  7524. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].removing_ioa) {
  7525. spin_unlock_irq(ioa_cfg->host->host_lock);
  7526. scsi_unblock_requests(ioa_cfg->host);
  7527. spin_lock_irq(ioa_cfg->host->host_lock);
  7528. }
  7529. return;
  7530. } else {
  7531. ioa_cfg->in_ioa_bringdown = 1;
  7532. shutdown_type = IPR_SHUTDOWN_NONE;
  7533. }
  7534. }
  7535. _ipr_initiate_ioa_reset(ioa_cfg, ipr_reset_shutdown_ioa,
  7536. shutdown_type);
  7537. }
  7538. /**
  7539. * ipr_reset_freeze - Hold off all I/O activity
  7540. * @ipr_cmd: ipr command struct
  7541. *
  7542. * Description: If the PCI slot is frozen, hold off all I/O
  7543. * activity; then, as soon as the slot is available again,
  7544. * initiate an adapter reset.
  7545. */
  7546. static int ipr_reset_freeze(struct ipr_cmnd *ipr_cmd)
  7547. {
  7548. struct ipr_ioa_cfg *ioa_cfg = ipr_cmd->ioa_cfg;
  7549. int i;
  7550. /* Disallow new interrupts, avoid loop */
  7551. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7552. spin_lock(&ioa_cfg->hrrq[i]._lock);
  7553. ioa_cfg->hrrq[i].allow_interrupts = 0;
  7554. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  7555. }
  7556. wmb();
  7557. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_pending_q);
  7558. ipr_cmd->done = ipr_reset_ioa_job;
  7559. return IPR_RC_JOB_RETURN;
  7560. }
  7561. /**
  7562. * ipr_pci_mmio_enabled - Called when MMIO has been re-enabled
  7563. * @pdev: PCI device struct
  7564. *
  7565. * Description: This routine is called to tell us that the MMIO
  7566. * access to the IOA has been restored
  7567. */
  7568. static pci_ers_result_t ipr_pci_mmio_enabled(struct pci_dev *pdev)
  7569. {
  7570. unsigned long flags = 0;
  7571. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  7572. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  7573. if (!ioa_cfg->probe_done)
  7574. pci_save_state(pdev);
  7575. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  7576. return PCI_ERS_RESULT_NEED_RESET;
  7577. }
  7578. /**
  7579. * ipr_pci_frozen - Called when slot has experienced a PCI bus error.
  7580. * @pdev: PCI device struct
  7581. *
  7582. * Description: This routine is called to tell us that the PCI bus
  7583. * is down. Can't do anything here, except put the device driver
  7584. * into a holding pattern, waiting for the PCI bus to come back.
  7585. */
  7586. static void ipr_pci_frozen(struct pci_dev *pdev)
  7587. {
  7588. unsigned long flags = 0;
  7589. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  7590. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  7591. if (ioa_cfg->probe_done)
  7592. _ipr_initiate_ioa_reset(ioa_cfg, ipr_reset_freeze, IPR_SHUTDOWN_NONE);
  7593. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  7594. }
  7595. /**
  7596. * ipr_pci_slot_reset - Called when PCI slot has been reset.
  7597. * @pdev: PCI device struct
  7598. *
  7599. * Description: This routine is called by the pci error recovery
  7600. * code after the PCI slot has been reset, just before we
  7601. * should resume normal operations.
  7602. */
  7603. static pci_ers_result_t ipr_pci_slot_reset(struct pci_dev *pdev)
  7604. {
  7605. unsigned long flags = 0;
  7606. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  7607. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  7608. if (ioa_cfg->probe_done) {
  7609. if (ioa_cfg->needs_warm_reset)
  7610. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  7611. else
  7612. _ipr_initiate_ioa_reset(ioa_cfg, ipr_reset_restore_cfg_space,
  7613. IPR_SHUTDOWN_NONE);
  7614. } else
  7615. wake_up_all(&ioa_cfg->eeh_wait_q);
  7616. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  7617. return PCI_ERS_RESULT_RECOVERED;
  7618. }
  7619. /**
  7620. * ipr_pci_perm_failure - Called when PCI slot is dead for good.
  7621. * @pdev: PCI device struct
  7622. *
  7623. * Description: This routine is called when the PCI bus has
  7624. * permanently failed.
  7625. */
  7626. static void ipr_pci_perm_failure(struct pci_dev *pdev)
  7627. {
  7628. unsigned long flags = 0;
  7629. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  7630. int i;
  7631. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  7632. if (ioa_cfg->probe_done) {
  7633. if (ioa_cfg->sdt_state == WAIT_FOR_DUMP)
  7634. ioa_cfg->sdt_state = ABORT_DUMP;
  7635. ioa_cfg->reset_retries = IPR_NUM_RESET_RELOAD_RETRIES - 1;
  7636. ioa_cfg->in_ioa_bringdown = 1;
  7637. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7638. spin_lock(&ioa_cfg->hrrq[i]._lock);
  7639. ioa_cfg->hrrq[i].allow_cmds = 0;
  7640. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  7641. }
  7642. wmb();
  7643. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  7644. } else
  7645. wake_up_all(&ioa_cfg->eeh_wait_q);
  7646. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  7647. }
  7648. /**
  7649. * ipr_pci_error_detected - Called when a PCI error is detected.
  7650. * @pdev: PCI device struct
  7651. * @state: PCI channel state
  7652. *
  7653. * Description: Called when a PCI error is detected.
  7654. *
  7655. * Return value:
  7656. * PCI_ERS_RESULT_NEED_RESET or PCI_ERS_RESULT_DISCONNECT
  7657. */
  7658. static pci_ers_result_t ipr_pci_error_detected(struct pci_dev *pdev,
  7659. pci_channel_state_t state)
  7660. {
  7661. switch (state) {
  7662. case pci_channel_io_frozen:
  7663. ipr_pci_frozen(pdev);
  7664. return PCI_ERS_RESULT_CAN_RECOVER;
  7665. case pci_channel_io_perm_failure:
  7666. ipr_pci_perm_failure(pdev);
  7667. return PCI_ERS_RESULT_DISCONNECT;
  7668. break;
  7669. default:
  7670. break;
  7671. }
  7672. return PCI_ERS_RESULT_NEED_RESET;
  7673. }
  7674. /**
  7675. * ipr_probe_ioa_part2 - Initializes IOAs found in ipr_probe_ioa(..)
  7676. * @ioa_cfg: ioa cfg struct
  7677. *
  7678. * Description: This is the second phase of adapter intialization
  7679. * This function takes care of initilizing the adapter to the point
  7680. * where it can accept new commands.
  7681. * Return value:
  7682. * 0 on success / -EIO on failure
  7683. **/
  7684. static int ipr_probe_ioa_part2(struct ipr_ioa_cfg *ioa_cfg)
  7685. {
  7686. int rc = 0;
  7687. unsigned long host_lock_flags = 0;
  7688. ENTER;
  7689. spin_lock_irqsave(ioa_cfg->host->host_lock, host_lock_flags);
  7690. dev_dbg(&ioa_cfg->pdev->dev, "ioa_cfg adx: 0x%p\n", ioa_cfg);
  7691. ioa_cfg->probe_done = 1;
  7692. if (ioa_cfg->needs_hard_reset) {
  7693. ioa_cfg->needs_hard_reset = 0;
  7694. ipr_initiate_ioa_reset(ioa_cfg, IPR_SHUTDOWN_NONE);
  7695. } else
  7696. _ipr_initiate_ioa_reset(ioa_cfg, ipr_reset_enable_ioa,
  7697. IPR_SHUTDOWN_NONE);
  7698. spin_unlock_irqrestore(ioa_cfg->host->host_lock, host_lock_flags);
  7699. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  7700. spin_lock_irqsave(ioa_cfg->host->host_lock, host_lock_flags);
  7701. if (ioa_cfg->hrrq[IPR_INIT_HRRQ].ioa_is_dead) {
  7702. rc = -EIO;
  7703. } else if (ipr_invalid_adapter(ioa_cfg)) {
  7704. if (!ipr_testmode)
  7705. rc = -EIO;
  7706. dev_err(&ioa_cfg->pdev->dev,
  7707. "Adapter not supported in this hardware configuration.\n");
  7708. }
  7709. spin_unlock_irqrestore(ioa_cfg->host->host_lock, host_lock_flags);
  7710. LEAVE;
  7711. return rc;
  7712. }
  7713. /**
  7714. * ipr_free_cmd_blks - Frees command blocks allocated for an adapter
  7715. * @ioa_cfg: ioa config struct
  7716. *
  7717. * Return value:
  7718. * none
  7719. **/
  7720. static void ipr_free_cmd_blks(struct ipr_ioa_cfg *ioa_cfg)
  7721. {
  7722. int i;
  7723. for (i = 0; i < IPR_NUM_CMD_BLKS; i++) {
  7724. if (ioa_cfg->ipr_cmnd_list[i])
  7725. pci_pool_free(ioa_cfg->ipr_cmd_pool,
  7726. ioa_cfg->ipr_cmnd_list[i],
  7727. ioa_cfg->ipr_cmnd_list_dma[i]);
  7728. ioa_cfg->ipr_cmnd_list[i] = NULL;
  7729. }
  7730. if (ioa_cfg->ipr_cmd_pool)
  7731. pci_pool_destroy(ioa_cfg->ipr_cmd_pool);
  7732. kfree(ioa_cfg->ipr_cmnd_list);
  7733. kfree(ioa_cfg->ipr_cmnd_list_dma);
  7734. ioa_cfg->ipr_cmnd_list = NULL;
  7735. ioa_cfg->ipr_cmnd_list_dma = NULL;
  7736. ioa_cfg->ipr_cmd_pool = NULL;
  7737. }
  7738. /**
  7739. * ipr_free_mem - Frees memory allocated for an adapter
  7740. * @ioa_cfg: ioa cfg struct
  7741. *
  7742. * Return value:
  7743. * nothing
  7744. **/
  7745. static void ipr_free_mem(struct ipr_ioa_cfg *ioa_cfg)
  7746. {
  7747. int i;
  7748. kfree(ioa_cfg->res_entries);
  7749. pci_free_consistent(ioa_cfg->pdev, sizeof(struct ipr_misc_cbs),
  7750. ioa_cfg->vpd_cbs, ioa_cfg->vpd_cbs_dma);
  7751. ipr_free_cmd_blks(ioa_cfg);
  7752. for (i = 0; i < ioa_cfg->hrrq_num; i++)
  7753. pci_free_consistent(ioa_cfg->pdev,
  7754. sizeof(u32) * ioa_cfg->hrrq[i].size,
  7755. ioa_cfg->hrrq[i].host_rrq,
  7756. ioa_cfg->hrrq[i].host_rrq_dma);
  7757. pci_free_consistent(ioa_cfg->pdev, ioa_cfg->cfg_table_size,
  7758. ioa_cfg->u.cfg_table,
  7759. ioa_cfg->cfg_table_dma);
  7760. for (i = 0; i < IPR_NUM_HCAMS; i++) {
  7761. pci_free_consistent(ioa_cfg->pdev,
  7762. sizeof(struct ipr_hostrcb),
  7763. ioa_cfg->hostrcb[i],
  7764. ioa_cfg->hostrcb_dma[i]);
  7765. }
  7766. ipr_free_dump(ioa_cfg);
  7767. kfree(ioa_cfg->trace);
  7768. }
  7769. /**
  7770. * ipr_free_all_resources - Free all allocated resources for an adapter.
  7771. * @ipr_cmd: ipr command struct
  7772. *
  7773. * This function frees all allocated resources for the
  7774. * specified adapter.
  7775. *
  7776. * Return value:
  7777. * none
  7778. **/
  7779. static void ipr_free_all_resources(struct ipr_ioa_cfg *ioa_cfg)
  7780. {
  7781. struct pci_dev *pdev = ioa_cfg->pdev;
  7782. ENTER;
  7783. if (ioa_cfg->intr_flag == IPR_USE_MSI ||
  7784. ioa_cfg->intr_flag == IPR_USE_MSIX) {
  7785. int i;
  7786. for (i = 0; i < ioa_cfg->nvectors; i++)
  7787. free_irq(ioa_cfg->vectors_info[i].vec,
  7788. &ioa_cfg->hrrq[i]);
  7789. } else
  7790. free_irq(pdev->irq, &ioa_cfg->hrrq[0]);
  7791. if (ioa_cfg->intr_flag == IPR_USE_MSI) {
  7792. pci_disable_msi(pdev);
  7793. ioa_cfg->intr_flag &= ~IPR_USE_MSI;
  7794. } else if (ioa_cfg->intr_flag == IPR_USE_MSIX) {
  7795. pci_disable_msix(pdev);
  7796. ioa_cfg->intr_flag &= ~IPR_USE_MSIX;
  7797. }
  7798. iounmap(ioa_cfg->hdw_dma_regs);
  7799. pci_release_regions(pdev);
  7800. ipr_free_mem(ioa_cfg);
  7801. scsi_host_put(ioa_cfg->host);
  7802. pci_disable_device(pdev);
  7803. LEAVE;
  7804. }
  7805. /**
  7806. * ipr_alloc_cmd_blks - Allocate command blocks for an adapter
  7807. * @ioa_cfg: ioa config struct
  7808. *
  7809. * Return value:
  7810. * 0 on success / -ENOMEM on allocation failure
  7811. **/
  7812. static int ipr_alloc_cmd_blks(struct ipr_ioa_cfg *ioa_cfg)
  7813. {
  7814. struct ipr_cmnd *ipr_cmd;
  7815. struct ipr_ioarcb *ioarcb;
  7816. dma_addr_t dma_addr;
  7817. int i, entries_each_hrrq, hrrq_id = 0;
  7818. ioa_cfg->ipr_cmd_pool = pci_pool_create(IPR_NAME, ioa_cfg->pdev,
  7819. sizeof(struct ipr_cmnd), 512, 0);
  7820. if (!ioa_cfg->ipr_cmd_pool)
  7821. return -ENOMEM;
  7822. ioa_cfg->ipr_cmnd_list = kcalloc(IPR_NUM_CMD_BLKS, sizeof(struct ipr_cmnd *), GFP_KERNEL);
  7823. ioa_cfg->ipr_cmnd_list_dma = kcalloc(IPR_NUM_CMD_BLKS, sizeof(dma_addr_t), GFP_KERNEL);
  7824. if (!ioa_cfg->ipr_cmnd_list || !ioa_cfg->ipr_cmnd_list_dma) {
  7825. ipr_free_cmd_blks(ioa_cfg);
  7826. return -ENOMEM;
  7827. }
  7828. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7829. if (ioa_cfg->hrrq_num > 1) {
  7830. if (i == 0) {
  7831. entries_each_hrrq = IPR_NUM_INTERNAL_CMD_BLKS;
  7832. ioa_cfg->hrrq[i].min_cmd_id = 0;
  7833. ioa_cfg->hrrq[i].max_cmd_id =
  7834. (entries_each_hrrq - 1);
  7835. } else {
  7836. entries_each_hrrq =
  7837. IPR_NUM_BASE_CMD_BLKS/
  7838. (ioa_cfg->hrrq_num - 1);
  7839. ioa_cfg->hrrq[i].min_cmd_id =
  7840. IPR_NUM_INTERNAL_CMD_BLKS +
  7841. (i - 1) * entries_each_hrrq;
  7842. ioa_cfg->hrrq[i].max_cmd_id =
  7843. (IPR_NUM_INTERNAL_CMD_BLKS +
  7844. i * entries_each_hrrq - 1);
  7845. }
  7846. } else {
  7847. entries_each_hrrq = IPR_NUM_CMD_BLKS;
  7848. ioa_cfg->hrrq[i].min_cmd_id = 0;
  7849. ioa_cfg->hrrq[i].max_cmd_id = (entries_each_hrrq - 1);
  7850. }
  7851. ioa_cfg->hrrq[i].size = entries_each_hrrq;
  7852. }
  7853. BUG_ON(ioa_cfg->hrrq_num == 0);
  7854. i = IPR_NUM_CMD_BLKS -
  7855. ioa_cfg->hrrq[ioa_cfg->hrrq_num - 1].max_cmd_id - 1;
  7856. if (i > 0) {
  7857. ioa_cfg->hrrq[ioa_cfg->hrrq_num - 1].size += i;
  7858. ioa_cfg->hrrq[ioa_cfg->hrrq_num - 1].max_cmd_id += i;
  7859. }
  7860. for (i = 0; i < IPR_NUM_CMD_BLKS; i++) {
  7861. ipr_cmd = pci_pool_alloc(ioa_cfg->ipr_cmd_pool, GFP_KERNEL, &dma_addr);
  7862. if (!ipr_cmd) {
  7863. ipr_free_cmd_blks(ioa_cfg);
  7864. return -ENOMEM;
  7865. }
  7866. memset(ipr_cmd, 0, sizeof(*ipr_cmd));
  7867. ioa_cfg->ipr_cmnd_list[i] = ipr_cmd;
  7868. ioa_cfg->ipr_cmnd_list_dma[i] = dma_addr;
  7869. ioarcb = &ipr_cmd->ioarcb;
  7870. ipr_cmd->dma_addr = dma_addr;
  7871. if (ioa_cfg->sis64)
  7872. ioarcb->a.ioarcb_host_pci_addr64 = cpu_to_be64(dma_addr);
  7873. else
  7874. ioarcb->a.ioarcb_host_pci_addr = cpu_to_be32(dma_addr);
  7875. ioarcb->host_response_handle = cpu_to_be32(i << 2);
  7876. if (ioa_cfg->sis64) {
  7877. ioarcb->u.sis64_addr_data.data_ioadl_addr =
  7878. cpu_to_be64(dma_addr + offsetof(struct ipr_cmnd, i.ioadl64));
  7879. ioarcb->u.sis64_addr_data.ioasa_host_pci_addr =
  7880. cpu_to_be64(dma_addr + offsetof(struct ipr_cmnd, s.ioasa64));
  7881. } else {
  7882. ioarcb->write_ioadl_addr =
  7883. cpu_to_be32(dma_addr + offsetof(struct ipr_cmnd, i.ioadl));
  7884. ioarcb->read_ioadl_addr = ioarcb->write_ioadl_addr;
  7885. ioarcb->ioasa_host_pci_addr =
  7886. cpu_to_be32(dma_addr + offsetof(struct ipr_cmnd, s.ioasa));
  7887. }
  7888. ioarcb->ioasa_len = cpu_to_be16(sizeof(struct ipr_ioasa));
  7889. ipr_cmd->cmd_index = i;
  7890. ipr_cmd->ioa_cfg = ioa_cfg;
  7891. ipr_cmd->sense_buffer_dma = dma_addr +
  7892. offsetof(struct ipr_cmnd, sense_buffer);
  7893. ipr_cmd->ioarcb.cmd_pkt.hrrq_id = hrrq_id;
  7894. ipr_cmd->hrrq = &ioa_cfg->hrrq[hrrq_id];
  7895. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  7896. if (i >= ioa_cfg->hrrq[hrrq_id].max_cmd_id)
  7897. hrrq_id++;
  7898. }
  7899. return 0;
  7900. }
  7901. /**
  7902. * ipr_alloc_mem - Allocate memory for an adapter
  7903. * @ioa_cfg: ioa config struct
  7904. *
  7905. * Return value:
  7906. * 0 on success / non-zero for error
  7907. **/
  7908. static int ipr_alloc_mem(struct ipr_ioa_cfg *ioa_cfg)
  7909. {
  7910. struct pci_dev *pdev = ioa_cfg->pdev;
  7911. int i, rc = -ENOMEM;
  7912. ENTER;
  7913. ioa_cfg->res_entries = kzalloc(sizeof(struct ipr_resource_entry) *
  7914. ioa_cfg->max_devs_supported, GFP_KERNEL);
  7915. if (!ioa_cfg->res_entries)
  7916. goto out;
  7917. for (i = 0; i < ioa_cfg->max_devs_supported; i++) {
  7918. list_add_tail(&ioa_cfg->res_entries[i].queue, &ioa_cfg->free_res_q);
  7919. ioa_cfg->res_entries[i].ioa_cfg = ioa_cfg;
  7920. }
  7921. ioa_cfg->vpd_cbs = pci_alloc_consistent(ioa_cfg->pdev,
  7922. sizeof(struct ipr_misc_cbs),
  7923. &ioa_cfg->vpd_cbs_dma);
  7924. if (!ioa_cfg->vpd_cbs)
  7925. goto out_free_res_entries;
  7926. if (ipr_alloc_cmd_blks(ioa_cfg))
  7927. goto out_free_vpd_cbs;
  7928. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7929. ioa_cfg->hrrq[i].host_rrq = pci_alloc_consistent(ioa_cfg->pdev,
  7930. sizeof(u32) * ioa_cfg->hrrq[i].size,
  7931. &ioa_cfg->hrrq[i].host_rrq_dma);
  7932. if (!ioa_cfg->hrrq[i].host_rrq) {
  7933. while (--i > 0)
  7934. pci_free_consistent(pdev,
  7935. sizeof(u32) * ioa_cfg->hrrq[i].size,
  7936. ioa_cfg->hrrq[i].host_rrq,
  7937. ioa_cfg->hrrq[i].host_rrq_dma);
  7938. goto out_ipr_free_cmd_blocks;
  7939. }
  7940. ioa_cfg->hrrq[i].ioa_cfg = ioa_cfg;
  7941. }
  7942. ioa_cfg->u.cfg_table = pci_alloc_consistent(ioa_cfg->pdev,
  7943. ioa_cfg->cfg_table_size,
  7944. &ioa_cfg->cfg_table_dma);
  7945. if (!ioa_cfg->u.cfg_table)
  7946. goto out_free_host_rrq;
  7947. for (i = 0; i < IPR_NUM_HCAMS; i++) {
  7948. ioa_cfg->hostrcb[i] = pci_alloc_consistent(ioa_cfg->pdev,
  7949. sizeof(struct ipr_hostrcb),
  7950. &ioa_cfg->hostrcb_dma[i]);
  7951. if (!ioa_cfg->hostrcb[i])
  7952. goto out_free_hostrcb_dma;
  7953. ioa_cfg->hostrcb[i]->hostrcb_dma =
  7954. ioa_cfg->hostrcb_dma[i] + offsetof(struct ipr_hostrcb, hcam);
  7955. ioa_cfg->hostrcb[i]->ioa_cfg = ioa_cfg;
  7956. list_add_tail(&ioa_cfg->hostrcb[i]->queue, &ioa_cfg->hostrcb_free_q);
  7957. }
  7958. ioa_cfg->trace = kzalloc(sizeof(struct ipr_trace_entry) *
  7959. IPR_NUM_TRACE_ENTRIES, GFP_KERNEL);
  7960. if (!ioa_cfg->trace)
  7961. goto out_free_hostrcb_dma;
  7962. rc = 0;
  7963. out:
  7964. LEAVE;
  7965. return rc;
  7966. out_free_hostrcb_dma:
  7967. while (i-- > 0) {
  7968. pci_free_consistent(pdev, sizeof(struct ipr_hostrcb),
  7969. ioa_cfg->hostrcb[i],
  7970. ioa_cfg->hostrcb_dma[i]);
  7971. }
  7972. pci_free_consistent(pdev, ioa_cfg->cfg_table_size,
  7973. ioa_cfg->u.cfg_table,
  7974. ioa_cfg->cfg_table_dma);
  7975. out_free_host_rrq:
  7976. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  7977. pci_free_consistent(pdev,
  7978. sizeof(u32) * ioa_cfg->hrrq[i].size,
  7979. ioa_cfg->hrrq[i].host_rrq,
  7980. ioa_cfg->hrrq[i].host_rrq_dma);
  7981. }
  7982. out_ipr_free_cmd_blocks:
  7983. ipr_free_cmd_blks(ioa_cfg);
  7984. out_free_vpd_cbs:
  7985. pci_free_consistent(pdev, sizeof(struct ipr_misc_cbs),
  7986. ioa_cfg->vpd_cbs, ioa_cfg->vpd_cbs_dma);
  7987. out_free_res_entries:
  7988. kfree(ioa_cfg->res_entries);
  7989. goto out;
  7990. }
  7991. /**
  7992. * ipr_initialize_bus_attr - Initialize SCSI bus attributes to default values
  7993. * @ioa_cfg: ioa config struct
  7994. *
  7995. * Return value:
  7996. * none
  7997. **/
  7998. static void ipr_initialize_bus_attr(struct ipr_ioa_cfg *ioa_cfg)
  7999. {
  8000. int i;
  8001. for (i = 0; i < IPR_MAX_NUM_BUSES; i++) {
  8002. ioa_cfg->bus_attr[i].bus = i;
  8003. ioa_cfg->bus_attr[i].qas_enabled = 0;
  8004. ioa_cfg->bus_attr[i].bus_width = IPR_DEFAULT_BUS_WIDTH;
  8005. if (ipr_max_speed < ARRAY_SIZE(ipr_max_bus_speeds))
  8006. ioa_cfg->bus_attr[i].max_xfer_rate = ipr_max_bus_speeds[ipr_max_speed];
  8007. else
  8008. ioa_cfg->bus_attr[i].max_xfer_rate = IPR_U160_SCSI_RATE;
  8009. }
  8010. }
  8011. /**
  8012. * ipr_init_regs - Initialize IOA registers
  8013. * @ioa_cfg: ioa config struct
  8014. *
  8015. * Return value:
  8016. * none
  8017. **/
  8018. static void ipr_init_regs(struct ipr_ioa_cfg *ioa_cfg)
  8019. {
  8020. const struct ipr_interrupt_offsets *p;
  8021. struct ipr_interrupts *t;
  8022. void __iomem *base;
  8023. p = &ioa_cfg->chip_cfg->regs;
  8024. t = &ioa_cfg->regs;
  8025. base = ioa_cfg->hdw_dma_regs;
  8026. t->set_interrupt_mask_reg = base + p->set_interrupt_mask_reg;
  8027. t->clr_interrupt_mask_reg = base + p->clr_interrupt_mask_reg;
  8028. t->clr_interrupt_mask_reg32 = base + p->clr_interrupt_mask_reg32;
  8029. t->sense_interrupt_mask_reg = base + p->sense_interrupt_mask_reg;
  8030. t->sense_interrupt_mask_reg32 = base + p->sense_interrupt_mask_reg32;
  8031. t->clr_interrupt_reg = base + p->clr_interrupt_reg;
  8032. t->clr_interrupt_reg32 = base + p->clr_interrupt_reg32;
  8033. t->sense_interrupt_reg = base + p->sense_interrupt_reg;
  8034. t->sense_interrupt_reg32 = base + p->sense_interrupt_reg32;
  8035. t->ioarrin_reg = base + p->ioarrin_reg;
  8036. t->sense_uproc_interrupt_reg = base + p->sense_uproc_interrupt_reg;
  8037. t->sense_uproc_interrupt_reg32 = base + p->sense_uproc_interrupt_reg32;
  8038. t->set_uproc_interrupt_reg = base + p->set_uproc_interrupt_reg;
  8039. t->set_uproc_interrupt_reg32 = base + p->set_uproc_interrupt_reg32;
  8040. t->clr_uproc_interrupt_reg = base + p->clr_uproc_interrupt_reg;
  8041. t->clr_uproc_interrupt_reg32 = base + p->clr_uproc_interrupt_reg32;
  8042. if (ioa_cfg->sis64) {
  8043. t->init_feedback_reg = base + p->init_feedback_reg;
  8044. t->dump_addr_reg = base + p->dump_addr_reg;
  8045. t->dump_data_reg = base + p->dump_data_reg;
  8046. t->endian_swap_reg = base + p->endian_swap_reg;
  8047. }
  8048. }
  8049. /**
  8050. * ipr_init_ioa_cfg - Initialize IOA config struct
  8051. * @ioa_cfg: ioa config struct
  8052. * @host: scsi host struct
  8053. * @pdev: PCI dev struct
  8054. *
  8055. * Return value:
  8056. * none
  8057. **/
  8058. static void ipr_init_ioa_cfg(struct ipr_ioa_cfg *ioa_cfg,
  8059. struct Scsi_Host *host, struct pci_dev *pdev)
  8060. {
  8061. int i;
  8062. ioa_cfg->host = host;
  8063. ioa_cfg->pdev = pdev;
  8064. ioa_cfg->log_level = ipr_log_level;
  8065. ioa_cfg->doorbell = IPR_DOORBELL;
  8066. sprintf(ioa_cfg->eye_catcher, IPR_EYECATCHER);
  8067. sprintf(ioa_cfg->trace_start, IPR_TRACE_START_LABEL);
  8068. sprintf(ioa_cfg->cfg_table_start, IPR_CFG_TBL_START);
  8069. sprintf(ioa_cfg->resource_table_label, IPR_RES_TABLE_LABEL);
  8070. sprintf(ioa_cfg->ipr_hcam_label, IPR_HCAM_LABEL);
  8071. sprintf(ioa_cfg->ipr_cmd_label, IPR_CMD_LABEL);
  8072. INIT_LIST_HEAD(&ioa_cfg->hostrcb_free_q);
  8073. INIT_LIST_HEAD(&ioa_cfg->hostrcb_pending_q);
  8074. INIT_LIST_HEAD(&ioa_cfg->free_res_q);
  8075. INIT_LIST_HEAD(&ioa_cfg->used_res_q);
  8076. INIT_WORK(&ioa_cfg->work_q, ipr_worker_thread);
  8077. init_waitqueue_head(&ioa_cfg->reset_wait_q);
  8078. init_waitqueue_head(&ioa_cfg->msi_wait_q);
  8079. init_waitqueue_head(&ioa_cfg->eeh_wait_q);
  8080. ioa_cfg->sdt_state = INACTIVE;
  8081. ipr_initialize_bus_attr(ioa_cfg);
  8082. ioa_cfg->max_devs_supported = ipr_max_devs;
  8083. if (ioa_cfg->sis64) {
  8084. host->max_id = IPR_MAX_SIS64_TARGETS_PER_BUS;
  8085. host->max_lun = IPR_MAX_SIS64_LUNS_PER_TARGET;
  8086. if (ipr_max_devs > IPR_MAX_SIS64_DEVS)
  8087. ioa_cfg->max_devs_supported = IPR_MAX_SIS64_DEVS;
  8088. ioa_cfg->cfg_table_size = (sizeof(struct ipr_config_table_hdr64)
  8089. + ((sizeof(struct ipr_config_table_entry64)
  8090. * ioa_cfg->max_devs_supported)));
  8091. } else {
  8092. host->max_id = IPR_MAX_NUM_TARGETS_PER_BUS;
  8093. host->max_lun = IPR_MAX_NUM_LUNS_PER_TARGET;
  8094. if (ipr_max_devs > IPR_MAX_PHYSICAL_DEVS)
  8095. ioa_cfg->max_devs_supported = IPR_MAX_PHYSICAL_DEVS;
  8096. ioa_cfg->cfg_table_size = (sizeof(struct ipr_config_table_hdr)
  8097. + ((sizeof(struct ipr_config_table_entry)
  8098. * ioa_cfg->max_devs_supported)));
  8099. }
  8100. host->max_channel = IPR_MAX_BUS_TO_SCAN;
  8101. host->unique_id = host->host_no;
  8102. host->max_cmd_len = IPR_MAX_CDB_LEN;
  8103. host->can_queue = ioa_cfg->max_cmds;
  8104. pci_set_drvdata(pdev, ioa_cfg);
  8105. for (i = 0; i < ARRAY_SIZE(ioa_cfg->hrrq); i++) {
  8106. INIT_LIST_HEAD(&ioa_cfg->hrrq[i].hrrq_free_q);
  8107. INIT_LIST_HEAD(&ioa_cfg->hrrq[i].hrrq_pending_q);
  8108. spin_lock_init(&ioa_cfg->hrrq[i]._lock);
  8109. if (i == 0)
  8110. ioa_cfg->hrrq[i].lock = ioa_cfg->host->host_lock;
  8111. else
  8112. ioa_cfg->hrrq[i].lock = &ioa_cfg->hrrq[i]._lock;
  8113. }
  8114. }
  8115. /**
  8116. * ipr_get_chip_info - Find adapter chip information
  8117. * @dev_id: PCI device id struct
  8118. *
  8119. * Return value:
  8120. * ptr to chip information on success / NULL on failure
  8121. **/
  8122. static const struct ipr_chip_t *
  8123. ipr_get_chip_info(const struct pci_device_id *dev_id)
  8124. {
  8125. int i;
  8126. for (i = 0; i < ARRAY_SIZE(ipr_chip); i++)
  8127. if (ipr_chip[i].vendor == dev_id->vendor &&
  8128. ipr_chip[i].device == dev_id->device)
  8129. return &ipr_chip[i];
  8130. return NULL;
  8131. }
  8132. /**
  8133. * ipr_wait_for_pci_err_recovery - Wait for any PCI error recovery to complete
  8134. * during probe time
  8135. * @ioa_cfg: ioa config struct
  8136. *
  8137. * Return value:
  8138. * None
  8139. **/
  8140. static void ipr_wait_for_pci_err_recovery(struct ipr_ioa_cfg *ioa_cfg)
  8141. {
  8142. struct pci_dev *pdev = ioa_cfg->pdev;
  8143. if (pci_channel_offline(pdev)) {
  8144. wait_event_timeout(ioa_cfg->eeh_wait_q,
  8145. !pci_channel_offline(pdev),
  8146. IPR_PCI_ERROR_RECOVERY_TIMEOUT);
  8147. pci_restore_state(pdev);
  8148. }
  8149. }
  8150. static int ipr_enable_msix(struct ipr_ioa_cfg *ioa_cfg)
  8151. {
  8152. struct msix_entry entries[IPR_MAX_MSIX_VECTORS];
  8153. int i, vectors;
  8154. for (i = 0; i < ARRAY_SIZE(entries); ++i)
  8155. entries[i].entry = i;
  8156. vectors = pci_enable_msix_range(ioa_cfg->pdev,
  8157. entries, 1, ipr_number_of_msix);
  8158. if (vectors < 0) {
  8159. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8160. return vectors;
  8161. }
  8162. for (i = 0; i < vectors; i++)
  8163. ioa_cfg->vectors_info[i].vec = entries[i].vector;
  8164. ioa_cfg->nvectors = vectors;
  8165. return 0;
  8166. }
  8167. static int ipr_enable_msi(struct ipr_ioa_cfg *ioa_cfg)
  8168. {
  8169. int i, vectors;
  8170. vectors = pci_enable_msi_range(ioa_cfg->pdev, 1, ipr_number_of_msix);
  8171. if (vectors < 0) {
  8172. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8173. return vectors;
  8174. }
  8175. for (i = 0; i < vectors; i++)
  8176. ioa_cfg->vectors_info[i].vec = ioa_cfg->pdev->irq + i;
  8177. ioa_cfg->nvectors = vectors;
  8178. return 0;
  8179. }
  8180. static void name_msi_vectors(struct ipr_ioa_cfg *ioa_cfg)
  8181. {
  8182. int vec_idx, n = sizeof(ioa_cfg->vectors_info[0].desc) - 1;
  8183. for (vec_idx = 0; vec_idx < ioa_cfg->nvectors; vec_idx++) {
  8184. snprintf(ioa_cfg->vectors_info[vec_idx].desc, n,
  8185. "host%d-%d", ioa_cfg->host->host_no, vec_idx);
  8186. ioa_cfg->vectors_info[vec_idx].
  8187. desc[strlen(ioa_cfg->vectors_info[vec_idx].desc)] = 0;
  8188. }
  8189. }
  8190. static int ipr_request_other_msi_irqs(struct ipr_ioa_cfg *ioa_cfg)
  8191. {
  8192. int i, rc;
  8193. for (i = 1; i < ioa_cfg->nvectors; i++) {
  8194. rc = request_irq(ioa_cfg->vectors_info[i].vec,
  8195. ipr_isr_mhrrq,
  8196. 0,
  8197. ioa_cfg->vectors_info[i].desc,
  8198. &ioa_cfg->hrrq[i]);
  8199. if (rc) {
  8200. while (--i >= 0)
  8201. free_irq(ioa_cfg->vectors_info[i].vec,
  8202. &ioa_cfg->hrrq[i]);
  8203. return rc;
  8204. }
  8205. }
  8206. return 0;
  8207. }
  8208. /**
  8209. * ipr_test_intr - Handle the interrupt generated in ipr_test_msi().
  8210. * @pdev: PCI device struct
  8211. *
  8212. * Description: Simply set the msi_received flag to 1 indicating that
  8213. * Message Signaled Interrupts are supported.
  8214. *
  8215. * Return value:
  8216. * 0 on success / non-zero on failure
  8217. **/
  8218. static irqreturn_t ipr_test_intr(int irq, void *devp)
  8219. {
  8220. struct ipr_ioa_cfg *ioa_cfg = (struct ipr_ioa_cfg *)devp;
  8221. unsigned long lock_flags = 0;
  8222. irqreturn_t rc = IRQ_HANDLED;
  8223. dev_info(&ioa_cfg->pdev->dev, "Received IRQ : %d\n", irq);
  8224. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8225. ioa_cfg->msi_received = 1;
  8226. wake_up(&ioa_cfg->msi_wait_q);
  8227. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8228. return rc;
  8229. }
  8230. /**
  8231. * ipr_test_msi - Test for Message Signaled Interrupt (MSI) support.
  8232. * @pdev: PCI device struct
  8233. *
  8234. * Description: The return value from pci_enable_msi_range() can not always be
  8235. * trusted. This routine sets up and initiates a test interrupt to determine
  8236. * if the interrupt is received via the ipr_test_intr() service routine.
  8237. * If the tests fails, the driver will fall back to LSI.
  8238. *
  8239. * Return value:
  8240. * 0 on success / non-zero on failure
  8241. **/
  8242. static int ipr_test_msi(struct ipr_ioa_cfg *ioa_cfg, struct pci_dev *pdev)
  8243. {
  8244. int rc;
  8245. volatile u32 int_reg;
  8246. unsigned long lock_flags = 0;
  8247. ENTER;
  8248. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8249. init_waitqueue_head(&ioa_cfg->msi_wait_q);
  8250. ioa_cfg->msi_received = 0;
  8251. ipr_mask_and_clear_interrupts(ioa_cfg, ~IPR_PCII_IOA_TRANS_TO_OPER);
  8252. writel(IPR_PCII_IO_DEBUG_ACKNOWLEDGE, ioa_cfg->regs.clr_interrupt_mask_reg32);
  8253. int_reg = readl(ioa_cfg->regs.sense_interrupt_mask_reg);
  8254. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8255. if (ioa_cfg->intr_flag == IPR_USE_MSIX)
  8256. rc = request_irq(ioa_cfg->vectors_info[0].vec, ipr_test_intr, 0, IPR_NAME, ioa_cfg);
  8257. else
  8258. rc = request_irq(pdev->irq, ipr_test_intr, 0, IPR_NAME, ioa_cfg);
  8259. if (rc) {
  8260. dev_err(&pdev->dev, "Can not assign irq %d\n", pdev->irq);
  8261. return rc;
  8262. } else if (ipr_debug)
  8263. dev_info(&pdev->dev, "IRQ assigned: %d\n", pdev->irq);
  8264. writel(IPR_PCII_IO_DEBUG_ACKNOWLEDGE, ioa_cfg->regs.sense_interrupt_reg32);
  8265. int_reg = readl(ioa_cfg->regs.sense_interrupt_reg);
  8266. wait_event_timeout(ioa_cfg->msi_wait_q, ioa_cfg->msi_received, HZ);
  8267. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8268. ipr_mask_and_clear_interrupts(ioa_cfg, ~IPR_PCII_IOA_TRANS_TO_OPER);
  8269. if (!ioa_cfg->msi_received) {
  8270. /* MSI test failed */
  8271. dev_info(&pdev->dev, "MSI test failed. Falling back to LSI.\n");
  8272. rc = -EOPNOTSUPP;
  8273. } else if (ipr_debug)
  8274. dev_info(&pdev->dev, "MSI test succeeded.\n");
  8275. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8276. if (ioa_cfg->intr_flag == IPR_USE_MSIX)
  8277. free_irq(ioa_cfg->vectors_info[0].vec, ioa_cfg);
  8278. else
  8279. free_irq(pdev->irq, ioa_cfg);
  8280. LEAVE;
  8281. return rc;
  8282. }
  8283. /* ipr_probe_ioa - Allocates memory and does first stage of initialization
  8284. * @pdev: PCI device struct
  8285. * @dev_id: PCI device id struct
  8286. *
  8287. * Return value:
  8288. * 0 on success / non-zero on failure
  8289. **/
  8290. static int ipr_probe_ioa(struct pci_dev *pdev,
  8291. const struct pci_device_id *dev_id)
  8292. {
  8293. struct ipr_ioa_cfg *ioa_cfg;
  8294. struct Scsi_Host *host;
  8295. unsigned long ipr_regs_pci;
  8296. void __iomem *ipr_regs;
  8297. int rc = PCIBIOS_SUCCESSFUL;
  8298. volatile u32 mask, uproc, interrupts;
  8299. unsigned long lock_flags, driver_lock_flags;
  8300. ENTER;
  8301. dev_info(&pdev->dev, "Found IOA with IRQ: %d\n", pdev->irq);
  8302. host = scsi_host_alloc(&driver_template, sizeof(*ioa_cfg));
  8303. if (!host) {
  8304. dev_err(&pdev->dev, "call to scsi_host_alloc failed!\n");
  8305. rc = -ENOMEM;
  8306. goto out;
  8307. }
  8308. ioa_cfg = (struct ipr_ioa_cfg *)host->hostdata;
  8309. memset(ioa_cfg, 0, sizeof(struct ipr_ioa_cfg));
  8310. ata_host_init(&ioa_cfg->ata_host, &pdev->dev, &ipr_sata_ops);
  8311. ioa_cfg->ipr_chip = ipr_get_chip_info(dev_id);
  8312. if (!ioa_cfg->ipr_chip) {
  8313. dev_err(&pdev->dev, "Unknown adapter chipset 0x%04X 0x%04X\n",
  8314. dev_id->vendor, dev_id->device);
  8315. goto out_scsi_host_put;
  8316. }
  8317. /* set SIS 32 or SIS 64 */
  8318. ioa_cfg->sis64 = ioa_cfg->ipr_chip->sis_type == IPR_SIS64 ? 1 : 0;
  8319. ioa_cfg->chip_cfg = ioa_cfg->ipr_chip->cfg;
  8320. ioa_cfg->clear_isr = ioa_cfg->chip_cfg->clear_isr;
  8321. ioa_cfg->max_cmds = ioa_cfg->chip_cfg->max_cmds;
  8322. if (ipr_transop_timeout)
  8323. ioa_cfg->transop_timeout = ipr_transop_timeout;
  8324. else if (dev_id->driver_data & IPR_USE_LONG_TRANSOP_TIMEOUT)
  8325. ioa_cfg->transop_timeout = IPR_LONG_OPERATIONAL_TIMEOUT;
  8326. else
  8327. ioa_cfg->transop_timeout = IPR_OPERATIONAL_TIMEOUT;
  8328. ioa_cfg->revid = pdev->revision;
  8329. ipr_init_ioa_cfg(ioa_cfg, host, pdev);
  8330. ipr_regs_pci = pci_resource_start(pdev, 0);
  8331. rc = pci_request_regions(pdev, IPR_NAME);
  8332. if (rc < 0) {
  8333. dev_err(&pdev->dev,
  8334. "Couldn't register memory range of registers\n");
  8335. goto out_scsi_host_put;
  8336. }
  8337. rc = pci_enable_device(pdev);
  8338. if (rc || pci_channel_offline(pdev)) {
  8339. if (pci_channel_offline(pdev)) {
  8340. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8341. rc = pci_enable_device(pdev);
  8342. }
  8343. if (rc) {
  8344. dev_err(&pdev->dev, "Cannot enable adapter\n");
  8345. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8346. goto out_release_regions;
  8347. }
  8348. }
  8349. ipr_regs = pci_ioremap_bar(pdev, 0);
  8350. if (!ipr_regs) {
  8351. dev_err(&pdev->dev,
  8352. "Couldn't map memory range of registers\n");
  8353. rc = -ENOMEM;
  8354. goto out_disable;
  8355. }
  8356. ioa_cfg->hdw_dma_regs = ipr_regs;
  8357. ioa_cfg->hdw_dma_regs_pci = ipr_regs_pci;
  8358. ioa_cfg->ioa_mailbox = ioa_cfg->chip_cfg->mailbox + ipr_regs;
  8359. ipr_init_regs(ioa_cfg);
  8360. if (ioa_cfg->sis64) {
  8361. rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  8362. if (rc < 0) {
  8363. dev_dbg(&pdev->dev, "Failed to set 64 bit PCI DMA mask\n");
  8364. rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  8365. }
  8366. } else
  8367. rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  8368. if (rc < 0) {
  8369. dev_err(&pdev->dev, "Failed to set PCI DMA mask\n");
  8370. goto cleanup_nomem;
  8371. }
  8372. rc = pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE,
  8373. ioa_cfg->chip_cfg->cache_line_size);
  8374. if (rc != PCIBIOS_SUCCESSFUL) {
  8375. dev_err(&pdev->dev, "Write of cache line size failed\n");
  8376. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8377. rc = -EIO;
  8378. goto cleanup_nomem;
  8379. }
  8380. /* Issue MMIO read to ensure card is not in EEH */
  8381. interrupts = readl(ioa_cfg->regs.sense_interrupt_reg);
  8382. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8383. if (ipr_number_of_msix > IPR_MAX_MSIX_VECTORS) {
  8384. dev_err(&pdev->dev, "The max number of MSIX is %d\n",
  8385. IPR_MAX_MSIX_VECTORS);
  8386. ipr_number_of_msix = IPR_MAX_MSIX_VECTORS;
  8387. }
  8388. if (ioa_cfg->ipr_chip->intr_type == IPR_USE_MSI &&
  8389. ipr_enable_msix(ioa_cfg) == 0)
  8390. ioa_cfg->intr_flag = IPR_USE_MSIX;
  8391. else if (ioa_cfg->ipr_chip->intr_type == IPR_USE_MSI &&
  8392. ipr_enable_msi(ioa_cfg) == 0)
  8393. ioa_cfg->intr_flag = IPR_USE_MSI;
  8394. else {
  8395. ioa_cfg->intr_flag = IPR_USE_LSI;
  8396. ioa_cfg->nvectors = 1;
  8397. dev_info(&pdev->dev, "Cannot enable MSI.\n");
  8398. }
  8399. pci_set_master(pdev);
  8400. if (pci_channel_offline(pdev)) {
  8401. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8402. pci_set_master(pdev);
  8403. if (pci_channel_offline(pdev)) {
  8404. rc = -EIO;
  8405. goto out_msi_disable;
  8406. }
  8407. }
  8408. if (ioa_cfg->intr_flag == IPR_USE_MSI ||
  8409. ioa_cfg->intr_flag == IPR_USE_MSIX) {
  8410. rc = ipr_test_msi(ioa_cfg, pdev);
  8411. if (rc == -EOPNOTSUPP) {
  8412. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8413. if (ioa_cfg->intr_flag == IPR_USE_MSI) {
  8414. ioa_cfg->intr_flag &= ~IPR_USE_MSI;
  8415. pci_disable_msi(pdev);
  8416. } else if (ioa_cfg->intr_flag == IPR_USE_MSIX) {
  8417. ioa_cfg->intr_flag &= ~IPR_USE_MSIX;
  8418. pci_disable_msix(pdev);
  8419. }
  8420. ioa_cfg->intr_flag = IPR_USE_LSI;
  8421. ioa_cfg->nvectors = 1;
  8422. }
  8423. else if (rc)
  8424. goto out_msi_disable;
  8425. else {
  8426. if (ioa_cfg->intr_flag == IPR_USE_MSI)
  8427. dev_info(&pdev->dev,
  8428. "Request for %d MSIs succeeded with starting IRQ: %d\n",
  8429. ioa_cfg->nvectors, pdev->irq);
  8430. else if (ioa_cfg->intr_flag == IPR_USE_MSIX)
  8431. dev_info(&pdev->dev,
  8432. "Request for %d MSIXs succeeded.",
  8433. ioa_cfg->nvectors);
  8434. }
  8435. }
  8436. ioa_cfg->hrrq_num = min3(ioa_cfg->nvectors,
  8437. (unsigned int)num_online_cpus(),
  8438. (unsigned int)IPR_MAX_HRRQ_NUM);
  8439. if ((rc = ipr_save_pcix_cmd_reg(ioa_cfg)))
  8440. goto out_msi_disable;
  8441. if ((rc = ipr_set_pcix_cmd_reg(ioa_cfg)))
  8442. goto out_msi_disable;
  8443. rc = ipr_alloc_mem(ioa_cfg);
  8444. if (rc < 0) {
  8445. dev_err(&pdev->dev,
  8446. "Couldn't allocate enough memory for device driver!\n");
  8447. goto out_msi_disable;
  8448. }
  8449. /* Save away PCI config space for use following IOA reset */
  8450. rc = pci_save_state(pdev);
  8451. if (rc != PCIBIOS_SUCCESSFUL) {
  8452. dev_err(&pdev->dev, "Failed to save PCI config space\n");
  8453. rc = -EIO;
  8454. goto cleanup_nolog;
  8455. }
  8456. /*
  8457. * If HRRQ updated interrupt is not masked, or reset alert is set,
  8458. * the card is in an unknown state and needs a hard reset
  8459. */
  8460. mask = readl(ioa_cfg->regs.sense_interrupt_mask_reg32);
  8461. interrupts = readl(ioa_cfg->regs.sense_interrupt_reg32);
  8462. uproc = readl(ioa_cfg->regs.sense_uproc_interrupt_reg32);
  8463. if ((mask & IPR_PCII_HRRQ_UPDATED) == 0 || (uproc & IPR_UPROCI_RESET_ALERT))
  8464. ioa_cfg->needs_hard_reset = 1;
  8465. if ((interrupts & IPR_PCII_ERROR_INTERRUPTS) || reset_devices)
  8466. ioa_cfg->needs_hard_reset = 1;
  8467. if (interrupts & IPR_PCII_IOA_UNIT_CHECKED)
  8468. ioa_cfg->ioa_unit_checked = 1;
  8469. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8470. ipr_mask_and_clear_interrupts(ioa_cfg, ~IPR_PCII_IOA_TRANS_TO_OPER);
  8471. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8472. if (ioa_cfg->intr_flag == IPR_USE_MSI
  8473. || ioa_cfg->intr_flag == IPR_USE_MSIX) {
  8474. name_msi_vectors(ioa_cfg);
  8475. rc = request_irq(ioa_cfg->vectors_info[0].vec, ipr_isr,
  8476. 0,
  8477. ioa_cfg->vectors_info[0].desc,
  8478. &ioa_cfg->hrrq[0]);
  8479. if (!rc)
  8480. rc = ipr_request_other_msi_irqs(ioa_cfg);
  8481. } else {
  8482. rc = request_irq(pdev->irq, ipr_isr,
  8483. IRQF_SHARED,
  8484. IPR_NAME, &ioa_cfg->hrrq[0]);
  8485. }
  8486. if (rc) {
  8487. dev_err(&pdev->dev, "Couldn't register IRQ %d! rc=%d\n",
  8488. pdev->irq, rc);
  8489. goto cleanup_nolog;
  8490. }
  8491. if ((dev_id->driver_data & IPR_USE_PCI_WARM_RESET) ||
  8492. (dev_id->device == PCI_DEVICE_ID_IBM_OBSIDIAN_E && !ioa_cfg->revid)) {
  8493. ioa_cfg->needs_warm_reset = 1;
  8494. ioa_cfg->reset = ipr_reset_slot_reset;
  8495. } else
  8496. ioa_cfg->reset = ipr_reset_start_bist;
  8497. spin_lock_irqsave(&ipr_driver_lock, driver_lock_flags);
  8498. list_add_tail(&ioa_cfg->queue, &ipr_ioa_head);
  8499. spin_unlock_irqrestore(&ipr_driver_lock, driver_lock_flags);
  8500. LEAVE;
  8501. out:
  8502. return rc;
  8503. cleanup_nolog:
  8504. ipr_free_mem(ioa_cfg);
  8505. out_msi_disable:
  8506. ipr_wait_for_pci_err_recovery(ioa_cfg);
  8507. if (ioa_cfg->intr_flag == IPR_USE_MSI)
  8508. pci_disable_msi(pdev);
  8509. else if (ioa_cfg->intr_flag == IPR_USE_MSIX)
  8510. pci_disable_msix(pdev);
  8511. cleanup_nomem:
  8512. iounmap(ipr_regs);
  8513. out_disable:
  8514. pci_disable_device(pdev);
  8515. out_release_regions:
  8516. pci_release_regions(pdev);
  8517. out_scsi_host_put:
  8518. scsi_host_put(host);
  8519. goto out;
  8520. }
  8521. /**
  8522. * ipr_scan_vsets - Scans for VSET devices
  8523. * @ioa_cfg: ioa config struct
  8524. *
  8525. * Description: Since the VSET resources do not follow SAM in that we can have
  8526. * sparse LUNs with no LUN 0, we have to scan for these ourselves.
  8527. *
  8528. * Return value:
  8529. * none
  8530. **/
  8531. static void ipr_scan_vsets(struct ipr_ioa_cfg *ioa_cfg)
  8532. {
  8533. int target, lun;
  8534. for (target = 0; target < IPR_MAX_NUM_TARGETS_PER_BUS; target++)
  8535. for (lun = 0; lun < IPR_MAX_NUM_VSET_LUNS_PER_TARGET; lun++)
  8536. scsi_add_device(ioa_cfg->host, IPR_VSET_BUS, target, lun);
  8537. }
  8538. /**
  8539. * ipr_initiate_ioa_bringdown - Bring down an adapter
  8540. * @ioa_cfg: ioa config struct
  8541. * @shutdown_type: shutdown type
  8542. *
  8543. * Description: This function will initiate bringing down the adapter.
  8544. * This consists of issuing an IOA shutdown to the adapter
  8545. * to flush the cache, and running BIST.
  8546. * If the caller needs to wait on the completion of the reset,
  8547. * the caller must sleep on the reset_wait_q.
  8548. *
  8549. * Return value:
  8550. * none
  8551. **/
  8552. static void ipr_initiate_ioa_bringdown(struct ipr_ioa_cfg *ioa_cfg,
  8553. enum ipr_shutdown_type shutdown_type)
  8554. {
  8555. ENTER;
  8556. if (ioa_cfg->sdt_state == WAIT_FOR_DUMP)
  8557. ioa_cfg->sdt_state = ABORT_DUMP;
  8558. ioa_cfg->reset_retries = 0;
  8559. ioa_cfg->in_ioa_bringdown = 1;
  8560. ipr_initiate_ioa_reset(ioa_cfg, shutdown_type);
  8561. LEAVE;
  8562. }
  8563. /**
  8564. * __ipr_remove - Remove a single adapter
  8565. * @pdev: pci device struct
  8566. *
  8567. * Adapter hot plug remove entry point.
  8568. *
  8569. * Return value:
  8570. * none
  8571. **/
  8572. static void __ipr_remove(struct pci_dev *pdev)
  8573. {
  8574. unsigned long host_lock_flags = 0;
  8575. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  8576. int i;
  8577. unsigned long driver_lock_flags;
  8578. ENTER;
  8579. spin_lock_irqsave(ioa_cfg->host->host_lock, host_lock_flags);
  8580. while (ioa_cfg->in_reset_reload) {
  8581. spin_unlock_irqrestore(ioa_cfg->host->host_lock, host_lock_flags);
  8582. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  8583. spin_lock_irqsave(ioa_cfg->host->host_lock, host_lock_flags);
  8584. }
  8585. for (i = 0; i < ioa_cfg->hrrq_num; i++) {
  8586. spin_lock(&ioa_cfg->hrrq[i]._lock);
  8587. ioa_cfg->hrrq[i].removing_ioa = 1;
  8588. spin_unlock(&ioa_cfg->hrrq[i]._lock);
  8589. }
  8590. wmb();
  8591. ipr_initiate_ioa_bringdown(ioa_cfg, IPR_SHUTDOWN_NORMAL);
  8592. spin_unlock_irqrestore(ioa_cfg->host->host_lock, host_lock_flags);
  8593. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  8594. flush_work(&ioa_cfg->work_q);
  8595. INIT_LIST_HEAD(&ioa_cfg->used_res_q);
  8596. spin_lock_irqsave(ioa_cfg->host->host_lock, host_lock_flags);
  8597. spin_lock_irqsave(&ipr_driver_lock, driver_lock_flags);
  8598. list_del(&ioa_cfg->queue);
  8599. spin_unlock_irqrestore(&ipr_driver_lock, driver_lock_flags);
  8600. if (ioa_cfg->sdt_state == ABORT_DUMP)
  8601. ioa_cfg->sdt_state = WAIT_FOR_DUMP;
  8602. spin_unlock_irqrestore(ioa_cfg->host->host_lock, host_lock_flags);
  8603. ipr_free_all_resources(ioa_cfg);
  8604. LEAVE;
  8605. }
  8606. /**
  8607. * ipr_remove - IOA hot plug remove entry point
  8608. * @pdev: pci device struct
  8609. *
  8610. * Adapter hot plug remove entry point.
  8611. *
  8612. * Return value:
  8613. * none
  8614. **/
  8615. static void ipr_remove(struct pci_dev *pdev)
  8616. {
  8617. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  8618. ENTER;
  8619. ipr_remove_trace_file(&ioa_cfg->host->shost_dev.kobj,
  8620. &ipr_trace_attr);
  8621. ipr_remove_dump_file(&ioa_cfg->host->shost_dev.kobj,
  8622. &ipr_dump_attr);
  8623. scsi_remove_host(ioa_cfg->host);
  8624. __ipr_remove(pdev);
  8625. LEAVE;
  8626. }
  8627. /**
  8628. * ipr_probe - Adapter hot plug add entry point
  8629. *
  8630. * Return value:
  8631. * 0 on success / non-zero on failure
  8632. **/
  8633. static int ipr_probe(struct pci_dev *pdev, const struct pci_device_id *dev_id)
  8634. {
  8635. struct ipr_ioa_cfg *ioa_cfg;
  8636. int rc, i;
  8637. rc = ipr_probe_ioa(pdev, dev_id);
  8638. if (rc)
  8639. return rc;
  8640. ioa_cfg = pci_get_drvdata(pdev);
  8641. rc = ipr_probe_ioa_part2(ioa_cfg);
  8642. if (rc) {
  8643. __ipr_remove(pdev);
  8644. return rc;
  8645. }
  8646. rc = scsi_add_host(ioa_cfg->host, &pdev->dev);
  8647. if (rc) {
  8648. __ipr_remove(pdev);
  8649. return rc;
  8650. }
  8651. rc = ipr_create_trace_file(&ioa_cfg->host->shost_dev.kobj,
  8652. &ipr_trace_attr);
  8653. if (rc) {
  8654. scsi_remove_host(ioa_cfg->host);
  8655. __ipr_remove(pdev);
  8656. return rc;
  8657. }
  8658. rc = ipr_create_dump_file(&ioa_cfg->host->shost_dev.kobj,
  8659. &ipr_dump_attr);
  8660. if (rc) {
  8661. ipr_remove_trace_file(&ioa_cfg->host->shost_dev.kobj,
  8662. &ipr_trace_attr);
  8663. scsi_remove_host(ioa_cfg->host);
  8664. __ipr_remove(pdev);
  8665. return rc;
  8666. }
  8667. scsi_scan_host(ioa_cfg->host);
  8668. ipr_scan_vsets(ioa_cfg);
  8669. scsi_add_device(ioa_cfg->host, IPR_IOA_BUS, IPR_IOA_TARGET, IPR_IOA_LUN);
  8670. ioa_cfg->allow_ml_add_del = 1;
  8671. ioa_cfg->host->max_channel = IPR_VSET_BUS;
  8672. ioa_cfg->iopoll_weight = ioa_cfg->chip_cfg->iopoll_weight;
  8673. if (ioa_cfg->iopoll_weight && ioa_cfg->sis64 && ioa_cfg->nvectors > 1) {
  8674. for (i = 1; i < ioa_cfg->hrrq_num; i++) {
  8675. blk_iopoll_init(&ioa_cfg->hrrq[i].iopoll,
  8676. ioa_cfg->iopoll_weight, ipr_iopoll);
  8677. blk_iopoll_enable(&ioa_cfg->hrrq[i].iopoll);
  8678. }
  8679. }
  8680. schedule_work(&ioa_cfg->work_q);
  8681. return 0;
  8682. }
  8683. /**
  8684. * ipr_shutdown - Shutdown handler.
  8685. * @pdev: pci device struct
  8686. *
  8687. * This function is invoked upon system shutdown/reboot. It will issue
  8688. * an adapter shutdown to the adapter to flush the write cache.
  8689. *
  8690. * Return value:
  8691. * none
  8692. **/
  8693. static void ipr_shutdown(struct pci_dev *pdev)
  8694. {
  8695. struct ipr_ioa_cfg *ioa_cfg = pci_get_drvdata(pdev);
  8696. unsigned long lock_flags = 0;
  8697. int i;
  8698. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8699. if (ioa_cfg->iopoll_weight && ioa_cfg->sis64 && ioa_cfg->nvectors > 1) {
  8700. ioa_cfg->iopoll_weight = 0;
  8701. for (i = 1; i < ioa_cfg->hrrq_num; i++)
  8702. blk_iopoll_disable(&ioa_cfg->hrrq[i].iopoll);
  8703. }
  8704. while (ioa_cfg->in_reset_reload) {
  8705. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8706. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  8707. spin_lock_irqsave(ioa_cfg->host->host_lock, lock_flags);
  8708. }
  8709. ipr_initiate_ioa_bringdown(ioa_cfg, IPR_SHUTDOWN_NORMAL);
  8710. spin_unlock_irqrestore(ioa_cfg->host->host_lock, lock_flags);
  8711. wait_event(ioa_cfg->reset_wait_q, !ioa_cfg->in_reset_reload);
  8712. }
  8713. static struct pci_device_id ipr_pci_table[] = {
  8714. { PCI_VENDOR_ID_MYLEX, PCI_DEVICE_ID_IBM_GEMSTONE,
  8715. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_5702, 0, 0, 0 },
  8716. { PCI_VENDOR_ID_MYLEX, PCI_DEVICE_ID_IBM_GEMSTONE,
  8717. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_5703, 0, 0, 0 },
  8718. { PCI_VENDOR_ID_MYLEX, PCI_DEVICE_ID_IBM_GEMSTONE,
  8719. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_573D, 0, 0, 0 },
  8720. { PCI_VENDOR_ID_MYLEX, PCI_DEVICE_ID_IBM_GEMSTONE,
  8721. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_573E, 0, 0, 0 },
  8722. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE,
  8723. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_571B, 0, 0, 0 },
  8724. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE,
  8725. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572E, 0, 0, 0 },
  8726. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE,
  8727. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_571A, 0, 0, 0 },
  8728. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CITRINE,
  8729. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_575B, 0, 0,
  8730. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8731. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_OBSIDIAN,
  8732. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572A, 0, 0, 0 },
  8733. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_OBSIDIAN,
  8734. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572B, 0, 0,
  8735. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8736. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_OBSIDIAN,
  8737. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_575C, 0, 0,
  8738. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8739. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN,
  8740. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572A, 0, 0, 0 },
  8741. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN,
  8742. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572B, 0, 0,
  8743. IPR_USE_LONG_TRANSOP_TIMEOUT},
  8744. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN,
  8745. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_575C, 0, 0,
  8746. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8747. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN_E,
  8748. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_574E, 0, 0,
  8749. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8750. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN_E,
  8751. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B3, 0, 0, 0 },
  8752. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN_E,
  8753. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57CC, 0, 0, 0 },
  8754. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_OBSIDIAN_E,
  8755. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B7, 0, 0,
  8756. IPR_USE_LONG_TRANSOP_TIMEOUT | IPR_USE_PCI_WARM_RESET },
  8757. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_SNIPE,
  8758. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_2780, 0, 0, 0 },
  8759. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_SCAMP,
  8760. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_571E, 0, 0, 0 },
  8761. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_SCAMP,
  8762. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_571F, 0, 0,
  8763. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8764. { PCI_VENDOR_ID_ADAPTEC2, PCI_DEVICE_ID_ADAPTEC2_SCAMP,
  8765. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_572F, 0, 0,
  8766. IPR_USE_LONG_TRANSOP_TIMEOUT },
  8767. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8768. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B5, 0, 0, 0 },
  8769. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8770. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_574D, 0, 0, 0 },
  8771. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8772. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B2, 0, 0, 0 },
  8773. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8774. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57C0, 0, 0, 0 },
  8775. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8776. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57C3, 0, 0, 0 },
  8777. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROC_FPGA_E2,
  8778. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57C4, 0, 0, 0 },
  8779. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8780. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B4, 0, 0, 0 },
  8781. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8782. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57B1, 0, 0, 0 },
  8783. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8784. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57C6, 0, 0, 0 },
  8785. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8786. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57C8, 0, 0, 0 },
  8787. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8788. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57CE, 0, 0, 0 },
  8789. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8790. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57D5, 0, 0, 0 },
  8791. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8792. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57D6, 0, 0, 0 },
  8793. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8794. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57D7, 0, 0, 0 },
  8795. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8796. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57D8, 0, 0, 0 },
  8797. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8798. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57D9, 0, 0, 0 },
  8799. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8800. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57DA, 0, 0, 0 },
  8801. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8802. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57EB, 0, 0, 0 },
  8803. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8804. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57EC, 0, 0, 0 },
  8805. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8806. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57ED, 0, 0, 0 },
  8807. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8808. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57EE, 0, 0, 0 },
  8809. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8810. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57EF, 0, 0, 0 },
  8811. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8812. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_57F0, 0, 0, 0 },
  8813. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8814. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_2CCA, 0, 0, 0 },
  8815. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8816. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_2CD2, 0, 0, 0 },
  8817. { PCI_VENDOR_ID_IBM, PCI_DEVICE_ID_IBM_CROCODILE,
  8818. PCI_VENDOR_ID_IBM, IPR_SUBS_DEV_ID_2CCD, 0, 0, 0 },
  8819. { }
  8820. };
  8821. MODULE_DEVICE_TABLE(pci, ipr_pci_table);
  8822. static const struct pci_error_handlers ipr_err_handler = {
  8823. .error_detected = ipr_pci_error_detected,
  8824. .mmio_enabled = ipr_pci_mmio_enabled,
  8825. .slot_reset = ipr_pci_slot_reset,
  8826. };
  8827. static struct pci_driver ipr_driver = {
  8828. .name = IPR_NAME,
  8829. .id_table = ipr_pci_table,
  8830. .probe = ipr_probe,
  8831. .remove = ipr_remove,
  8832. .shutdown = ipr_shutdown,
  8833. .err_handler = &ipr_err_handler,
  8834. };
  8835. /**
  8836. * ipr_halt_done - Shutdown prepare completion
  8837. *
  8838. * Return value:
  8839. * none
  8840. **/
  8841. static void ipr_halt_done(struct ipr_cmnd *ipr_cmd)
  8842. {
  8843. list_add_tail(&ipr_cmd->queue, &ipr_cmd->hrrq->hrrq_free_q);
  8844. }
  8845. /**
  8846. * ipr_halt - Issue shutdown prepare to all adapters
  8847. *
  8848. * Return value:
  8849. * NOTIFY_OK on success / NOTIFY_DONE on failure
  8850. **/
  8851. static int ipr_halt(struct notifier_block *nb, ulong event, void *buf)
  8852. {
  8853. struct ipr_cmnd *ipr_cmd;
  8854. struct ipr_ioa_cfg *ioa_cfg;
  8855. unsigned long flags = 0, driver_lock_flags;
  8856. if (event != SYS_RESTART && event != SYS_HALT && event != SYS_POWER_OFF)
  8857. return NOTIFY_DONE;
  8858. spin_lock_irqsave(&ipr_driver_lock, driver_lock_flags);
  8859. list_for_each_entry(ioa_cfg, &ipr_ioa_head, queue) {
  8860. spin_lock_irqsave(ioa_cfg->host->host_lock, flags);
  8861. if (!ioa_cfg->hrrq[IPR_INIT_HRRQ].allow_cmds) {
  8862. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  8863. continue;
  8864. }
  8865. ipr_cmd = ipr_get_free_ipr_cmnd(ioa_cfg);
  8866. ipr_cmd->ioarcb.res_handle = cpu_to_be32(IPR_IOA_RES_HANDLE);
  8867. ipr_cmd->ioarcb.cmd_pkt.request_type = IPR_RQTYPE_IOACMD;
  8868. ipr_cmd->ioarcb.cmd_pkt.cdb[0] = IPR_IOA_SHUTDOWN;
  8869. ipr_cmd->ioarcb.cmd_pkt.cdb[1] = IPR_SHUTDOWN_PREPARE_FOR_NORMAL;
  8870. ipr_do_req(ipr_cmd, ipr_halt_done, ipr_timeout, IPR_DEVICE_RESET_TIMEOUT);
  8871. spin_unlock_irqrestore(ioa_cfg->host->host_lock, flags);
  8872. }
  8873. spin_unlock_irqrestore(&ipr_driver_lock, driver_lock_flags);
  8874. return NOTIFY_OK;
  8875. }
  8876. static struct notifier_block ipr_notifier = {
  8877. ipr_halt, NULL, 0
  8878. };
  8879. /**
  8880. * ipr_init - Module entry point
  8881. *
  8882. * Return value:
  8883. * 0 on success / negative value on failure
  8884. **/
  8885. static int __init ipr_init(void)
  8886. {
  8887. ipr_info("IBM Power RAID SCSI Device Driver version: %s %s\n",
  8888. IPR_DRIVER_VERSION, IPR_DRIVER_DATE);
  8889. register_reboot_notifier(&ipr_notifier);
  8890. return pci_register_driver(&ipr_driver);
  8891. }
  8892. /**
  8893. * ipr_exit - Module unload
  8894. *
  8895. * Module unload entry point.
  8896. *
  8897. * Return value:
  8898. * none
  8899. **/
  8900. static void __exit ipr_exit(void)
  8901. {
  8902. unregister_reboot_notifier(&ipr_notifier);
  8903. pci_unregister_driver(&ipr_driver);
  8904. }
  8905. module_init(ipr_init);
  8906. module_exit(ipr_exit);