patch_cirrus.c 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239
  1. /*
  2. * HD audio interface patch for Cirrus Logic CS420x chip
  3. *
  4. * Copyright (c) 2009 Takashi Iwai <tiwai@suse.de>
  5. *
  6. * This driver is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This driver is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #include <linux/init.h>
  21. #include <linux/slab.h>
  22. #include <linux/module.h>
  23. #include <sound/core.h>
  24. #include <sound/tlv.h>
  25. #include "hda_codec.h"
  26. #include "hda_local.h"
  27. #include "hda_auto_parser.h"
  28. #include "hda_jack.h"
  29. #include "hda_generic.h"
  30. /*
  31. */
  32. struct cs_spec {
  33. struct hda_gen_spec gen;
  34. unsigned int gpio_mask;
  35. unsigned int gpio_dir;
  36. unsigned int gpio_data;
  37. unsigned int gpio_eapd_hp; /* EAPD GPIO bit for headphones */
  38. unsigned int gpio_eapd_speaker; /* EAPD GPIO bit for speakers */
  39. /* CS421x */
  40. unsigned int spdif_detect:1;
  41. unsigned int spdif_present:1;
  42. unsigned int sense_b:1;
  43. hda_nid_t vendor_nid;
  44. /* for MBP SPDIF control */
  45. int (*spdif_sw_put)(struct snd_kcontrol *kcontrol,
  46. struct snd_ctl_elem_value *ucontrol);
  47. };
  48. /* available models with CS420x */
  49. enum {
  50. CS420X_MBP53,
  51. CS420X_MBP55,
  52. CS420X_IMAC27,
  53. CS420X_GPIO_13,
  54. CS420X_GPIO_23,
  55. CS420X_MBP101,
  56. CS420X_MBP81,
  57. CS420X_MBA42,
  58. CS420X_AUTO,
  59. /* aliases */
  60. CS420X_IMAC27_122 = CS420X_GPIO_23,
  61. CS420X_APPLE = CS420X_GPIO_13,
  62. };
  63. /* CS421x boards */
  64. enum {
  65. CS421X_CDB4210,
  66. CS421X_SENSE_B,
  67. CS421X_STUMPY,
  68. };
  69. /* Vendor-specific processing widget */
  70. #define CS420X_VENDOR_NID 0x11
  71. #define CS_DIG_OUT1_PIN_NID 0x10
  72. #define CS_DIG_OUT2_PIN_NID 0x15
  73. #define CS_DMIC1_PIN_NID 0x0e
  74. #define CS_DMIC2_PIN_NID 0x12
  75. /* coef indices */
  76. #define IDX_SPDIF_STAT 0x0000
  77. #define IDX_SPDIF_CTL 0x0001
  78. #define IDX_ADC_CFG 0x0002
  79. /* SZC bitmask, 4 modes below:
  80. * 0 = immediate,
  81. * 1 = digital immediate, analog zero-cross
  82. * 2 = digtail & analog soft-ramp
  83. * 3 = digital soft-ramp, analog zero-cross
  84. */
  85. #define CS_COEF_ADC_SZC_MASK (3 << 0)
  86. #define CS_COEF_ADC_MIC_SZC_MODE (3 << 0) /* SZC setup for mic */
  87. #define CS_COEF_ADC_LI_SZC_MODE (3 << 0) /* SZC setup for line-in */
  88. /* PGA mode: 0 = differential, 1 = signle-ended */
  89. #define CS_COEF_ADC_MIC_PGA_MODE (1 << 5) /* PGA setup for mic */
  90. #define CS_COEF_ADC_LI_PGA_MODE (1 << 6) /* PGA setup for line-in */
  91. #define IDX_DAC_CFG 0x0003
  92. /* SZC bitmask, 4 modes below:
  93. * 0 = Immediate
  94. * 1 = zero-cross
  95. * 2 = soft-ramp
  96. * 3 = soft-ramp on zero-cross
  97. */
  98. #define CS_COEF_DAC_HP_SZC_MODE (3 << 0) /* nid 0x02 */
  99. #define CS_COEF_DAC_LO_SZC_MODE (3 << 2) /* nid 0x03 */
  100. #define CS_COEF_DAC_SPK_SZC_MODE (3 << 4) /* nid 0x04 */
  101. #define IDX_BEEP_CFG 0x0004
  102. /* 0x0008 - test reg key */
  103. /* 0x0009 - 0x0014 -> 12 test regs */
  104. /* 0x0015 - visibility reg */
  105. /* Cirrus Logic CS4208 */
  106. #define CS4208_VENDOR_NID 0x24
  107. /*
  108. * Cirrus Logic CS4210
  109. *
  110. * 1 DAC => HP(sense) / Speakers,
  111. * 1 ADC <= LineIn(sense) / MicIn / DMicIn,
  112. * 1 SPDIF OUT => SPDIF Trasmitter(sense)
  113. */
  114. #define CS4210_DAC_NID 0x02
  115. #define CS4210_ADC_NID 0x03
  116. #define CS4210_VENDOR_NID 0x0B
  117. #define CS421X_DMIC_PIN_NID 0x09 /* Port E */
  118. #define CS421X_SPDIF_PIN_NID 0x0A /* Port H */
  119. #define CS421X_IDX_DEV_CFG 0x01
  120. #define CS421X_IDX_ADC_CFG 0x02
  121. #define CS421X_IDX_DAC_CFG 0x03
  122. #define CS421X_IDX_SPK_CTL 0x04
  123. #define SPDIF_EVENT 0x04
  124. /* Cirrus Logic CS4213 is like CS4210 but does not have SPDIF input/output */
  125. #define CS4213_VENDOR_NID 0x09
  126. static inline int cs_vendor_coef_get(struct hda_codec *codec, unsigned int idx)
  127. {
  128. struct cs_spec *spec = codec->spec;
  129. snd_hda_codec_write(codec, spec->vendor_nid, 0,
  130. AC_VERB_SET_COEF_INDEX, idx);
  131. return snd_hda_codec_read(codec, spec->vendor_nid, 0,
  132. AC_VERB_GET_PROC_COEF, 0);
  133. }
  134. static inline void cs_vendor_coef_set(struct hda_codec *codec, unsigned int idx,
  135. unsigned int coef)
  136. {
  137. struct cs_spec *spec = codec->spec;
  138. snd_hda_codec_write(codec, spec->vendor_nid, 0,
  139. AC_VERB_SET_COEF_INDEX, idx);
  140. snd_hda_codec_write(codec, spec->vendor_nid, 0,
  141. AC_VERB_SET_PROC_COEF, coef);
  142. }
  143. /*
  144. * auto-mute and auto-mic switching
  145. * CS421x auto-output redirecting
  146. * HP/SPK/SPDIF
  147. */
  148. static void cs_automute(struct hda_codec *codec)
  149. {
  150. struct cs_spec *spec = codec->spec;
  151. /* mute HPs if spdif jack (SENSE_B) is present */
  152. spec->gen.master_mute = !!(spec->spdif_present && spec->sense_b);
  153. snd_hda_gen_update_outputs(codec);
  154. if (spec->gpio_eapd_hp || spec->gpio_eapd_speaker) {
  155. spec->gpio_data = spec->gen.hp_jack_present ?
  156. spec->gpio_eapd_hp : spec->gpio_eapd_speaker;
  157. snd_hda_codec_write(codec, 0x01, 0,
  158. AC_VERB_SET_GPIO_DATA, spec->gpio_data);
  159. }
  160. }
  161. static bool is_active_pin(struct hda_codec *codec, hda_nid_t nid)
  162. {
  163. unsigned int val;
  164. val = snd_hda_codec_get_pincfg(codec, nid);
  165. return (get_defcfg_connect(val) != AC_JACK_PORT_NONE);
  166. }
  167. static void init_input_coef(struct hda_codec *codec)
  168. {
  169. struct cs_spec *spec = codec->spec;
  170. unsigned int coef;
  171. /* CS420x has multiple ADC, CS421x has single ADC */
  172. if (spec->vendor_nid == CS420X_VENDOR_NID) {
  173. coef = cs_vendor_coef_get(codec, IDX_BEEP_CFG);
  174. if (is_active_pin(codec, CS_DMIC2_PIN_NID))
  175. coef |= 1 << 4; /* DMIC2 2 chan on, GPIO1 off */
  176. if (is_active_pin(codec, CS_DMIC1_PIN_NID))
  177. coef |= 1 << 3; /* DMIC1 2 chan on, GPIO0 off
  178. * No effect if SPDIF_OUT2 is
  179. * selected in IDX_SPDIF_CTL.
  180. */
  181. cs_vendor_coef_set(codec, IDX_BEEP_CFG, coef);
  182. }
  183. }
  184. static const struct hda_verb cs_coef_init_verbs[] = {
  185. {0x11, AC_VERB_SET_PROC_STATE, 1},
  186. {0x11, AC_VERB_SET_COEF_INDEX, IDX_DAC_CFG},
  187. {0x11, AC_VERB_SET_PROC_COEF,
  188. (0x002a /* DAC1/2/3 SZCMode Soft Ramp */
  189. | 0x0040 /* Mute DACs on FIFO error */
  190. | 0x1000 /* Enable DACs High Pass Filter */
  191. | 0x0400 /* Disable Coefficient Auto increment */
  192. )},
  193. /* ADC1/2 - Digital and Analog Soft Ramp */
  194. {0x11, AC_VERB_SET_COEF_INDEX, IDX_ADC_CFG},
  195. {0x11, AC_VERB_SET_PROC_COEF, 0x000a},
  196. /* Beep */
  197. {0x11, AC_VERB_SET_COEF_INDEX, IDX_BEEP_CFG},
  198. {0x11, AC_VERB_SET_PROC_COEF, 0x0007}, /* Enable Beep thru DAC1/2/3 */
  199. {} /* terminator */
  200. };
  201. static const struct hda_verb cs4208_coef_init_verbs[] = {
  202. {0x01, AC_VERB_SET_POWER_STATE, 0x00}, /* AFG: D0 */
  203. {0x24, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */
  204. {0x24, AC_VERB_SET_COEF_INDEX, 0x0033},
  205. {0x24, AC_VERB_SET_PROC_COEF, 0x0001}, /* A1 ICS */
  206. {0x24, AC_VERB_SET_COEF_INDEX, 0x0034},
  207. {0x24, AC_VERB_SET_PROC_COEF, 0x1C01}, /* A1 Enable, A Thresh = 300mV */
  208. {} /* terminator */
  209. };
  210. /* Errata: CS4207 rev C0/C1/C2 Silicon
  211. *
  212. * http://www.cirrus.com/en/pubs/errata/ER880C3.pdf
  213. *
  214. * 6. At high temperature (TA > +85°C), the digital supply current (IVD)
  215. * may be excessive (up to an additional 200 μA), which is most easily
  216. * observed while the part is being held in reset (RESET# active low).
  217. *
  218. * Root Cause: At initial powerup of the device, the logic that drives
  219. * the clock and write enable to the S/PDIF SRC RAMs is not properly
  220. * initialized.
  221. * Certain random patterns will cause a steady leakage current in those
  222. * RAM cells. The issue will resolve once the SRCs are used (turned on).
  223. *
  224. * Workaround: The following verb sequence briefly turns on the S/PDIF SRC
  225. * blocks, which will alleviate the issue.
  226. */
  227. static const struct hda_verb cs_errata_init_verbs[] = {
  228. {0x01, AC_VERB_SET_POWER_STATE, 0x00}, /* AFG: D0 */
  229. {0x11, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */
  230. {0x11, AC_VERB_SET_COEF_INDEX, 0x0008},
  231. {0x11, AC_VERB_SET_PROC_COEF, 0x9999},
  232. {0x11, AC_VERB_SET_COEF_INDEX, 0x0017},
  233. {0x11, AC_VERB_SET_PROC_COEF, 0xa412},
  234. {0x11, AC_VERB_SET_COEF_INDEX, 0x0001},
  235. {0x11, AC_VERB_SET_PROC_COEF, 0x0009},
  236. {0x07, AC_VERB_SET_POWER_STATE, 0x00}, /* S/PDIF Rx: D0 */
  237. {0x08, AC_VERB_SET_POWER_STATE, 0x00}, /* S/PDIF Tx: D0 */
  238. {0x11, AC_VERB_SET_COEF_INDEX, 0x0017},
  239. {0x11, AC_VERB_SET_PROC_COEF, 0x2412},
  240. {0x11, AC_VERB_SET_COEF_INDEX, 0x0008},
  241. {0x11, AC_VERB_SET_PROC_COEF, 0x0000},
  242. {0x11, AC_VERB_SET_COEF_INDEX, 0x0001},
  243. {0x11, AC_VERB_SET_PROC_COEF, 0x0008},
  244. {0x11, AC_VERB_SET_PROC_STATE, 0x00},
  245. #if 0 /* Don't to set to D3 as we are in power-up sequence */
  246. {0x07, AC_VERB_SET_POWER_STATE, 0x03}, /* S/PDIF Rx: D3 */
  247. {0x08, AC_VERB_SET_POWER_STATE, 0x03}, /* S/PDIF Tx: D3 */
  248. /*{0x01, AC_VERB_SET_POWER_STATE, 0x03},*/ /* AFG: D3 This is already handled */
  249. #endif
  250. {} /* terminator */
  251. };
  252. /* SPDIF setup */
  253. static void init_digital_coef(struct hda_codec *codec)
  254. {
  255. unsigned int coef;
  256. coef = 0x0002; /* SRC_MUTE soft-mute on SPDIF (if no lock) */
  257. coef |= 0x0008; /* Replace with mute on error */
  258. if (is_active_pin(codec, CS_DIG_OUT2_PIN_NID))
  259. coef |= 0x4000; /* RX to TX1 or TX2 Loopthru / SPDIF2
  260. * SPDIF_OUT2 is shared with GPIO1 and
  261. * DMIC_SDA2.
  262. */
  263. cs_vendor_coef_set(codec, IDX_SPDIF_CTL, coef);
  264. }
  265. static int cs_init(struct hda_codec *codec)
  266. {
  267. struct cs_spec *spec = codec->spec;
  268. if (spec->vendor_nid == CS420X_VENDOR_NID) {
  269. /* init_verb sequence for C0/C1/C2 errata*/
  270. snd_hda_sequence_write(codec, cs_errata_init_verbs);
  271. snd_hda_sequence_write(codec, cs_coef_init_verbs);
  272. } else if (spec->vendor_nid == CS4208_VENDOR_NID) {
  273. snd_hda_sequence_write(codec, cs4208_coef_init_verbs);
  274. }
  275. snd_hda_gen_init(codec);
  276. if (spec->gpio_mask) {
  277. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_MASK,
  278. spec->gpio_mask);
  279. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DIRECTION,
  280. spec->gpio_dir);
  281. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DATA,
  282. spec->gpio_data);
  283. }
  284. if (spec->vendor_nid == CS420X_VENDOR_NID) {
  285. init_input_coef(codec);
  286. init_digital_coef(codec);
  287. }
  288. return 0;
  289. }
  290. static int cs_build_controls(struct hda_codec *codec)
  291. {
  292. int err;
  293. err = snd_hda_gen_build_controls(codec);
  294. if (err < 0)
  295. return err;
  296. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_BUILD);
  297. return 0;
  298. }
  299. #define cs_free snd_hda_gen_free
  300. static const struct hda_codec_ops cs_patch_ops = {
  301. .build_controls = cs_build_controls,
  302. .build_pcms = snd_hda_gen_build_pcms,
  303. .init = cs_init,
  304. .free = cs_free,
  305. .unsol_event = snd_hda_jack_unsol_event,
  306. };
  307. static int cs_parse_auto_config(struct hda_codec *codec)
  308. {
  309. struct cs_spec *spec = codec->spec;
  310. int err;
  311. err = snd_hda_parse_pin_defcfg(codec, &spec->gen.autocfg, NULL, 0);
  312. if (err < 0)
  313. return err;
  314. err = snd_hda_gen_parse_auto_config(codec, &spec->gen.autocfg);
  315. if (err < 0)
  316. return err;
  317. return 0;
  318. }
  319. static const struct hda_model_fixup cs420x_models[] = {
  320. { .id = CS420X_MBP53, .name = "mbp53" },
  321. { .id = CS420X_MBP55, .name = "mbp55" },
  322. { .id = CS420X_IMAC27, .name = "imac27" },
  323. { .id = CS420X_IMAC27_122, .name = "imac27_122" },
  324. { .id = CS420X_APPLE, .name = "apple" },
  325. { .id = CS420X_MBP101, .name = "mbp101" },
  326. { .id = CS420X_MBP81, .name = "mbp81" },
  327. { .id = CS420X_MBA42, .name = "mba42" },
  328. {}
  329. };
  330. static const struct snd_pci_quirk cs420x_fixup_tbl[] = {
  331. SND_PCI_QUIRK(0x10de, 0x0ac0, "MacBookPro 5,3", CS420X_MBP53),
  332. SND_PCI_QUIRK(0x10de, 0x0d94, "MacBookAir 3,1(2)", CS420X_MBP55),
  333. SND_PCI_QUIRK(0x10de, 0xcb79, "MacBookPro 5,5", CS420X_MBP55),
  334. SND_PCI_QUIRK(0x10de, 0xcb89, "MacBookPro 7,1", CS420X_MBP55),
  335. /* this conflicts with too many other models */
  336. /*SND_PCI_QUIRK(0x8086, 0x7270, "IMac 27 Inch", CS420X_IMAC27),*/
  337. /* codec SSID */
  338. SND_PCI_QUIRK(0x106b, 0x1c00, "MacBookPro 8,1", CS420X_MBP81),
  339. SND_PCI_QUIRK(0x106b, 0x2000, "iMac 12,2", CS420X_IMAC27_122),
  340. SND_PCI_QUIRK(0x106b, 0x2800, "MacBookPro 10,1", CS420X_MBP101),
  341. SND_PCI_QUIRK(0x106b, 0x5b00, "MacBookAir 4,2", CS420X_MBA42),
  342. SND_PCI_QUIRK_VENDOR(0x106b, "Apple", CS420X_APPLE),
  343. {} /* terminator */
  344. };
  345. static const struct hda_pintbl mbp53_pincfgs[] = {
  346. { 0x09, 0x012b4050 },
  347. { 0x0a, 0x90100141 },
  348. { 0x0b, 0x90100140 },
  349. { 0x0c, 0x018b3020 },
  350. { 0x0d, 0x90a00110 },
  351. { 0x0e, 0x400000f0 },
  352. { 0x0f, 0x01cbe030 },
  353. { 0x10, 0x014be060 },
  354. { 0x12, 0x400000f0 },
  355. { 0x15, 0x400000f0 },
  356. {} /* terminator */
  357. };
  358. static const struct hda_pintbl mbp55_pincfgs[] = {
  359. { 0x09, 0x012b4030 },
  360. { 0x0a, 0x90100121 },
  361. { 0x0b, 0x90100120 },
  362. { 0x0c, 0x400000f0 },
  363. { 0x0d, 0x90a00110 },
  364. { 0x0e, 0x400000f0 },
  365. { 0x0f, 0x400000f0 },
  366. { 0x10, 0x014be040 },
  367. { 0x12, 0x400000f0 },
  368. { 0x15, 0x400000f0 },
  369. {} /* terminator */
  370. };
  371. static const struct hda_pintbl imac27_pincfgs[] = {
  372. { 0x09, 0x012b4050 },
  373. { 0x0a, 0x90100140 },
  374. { 0x0b, 0x90100142 },
  375. { 0x0c, 0x018b3020 },
  376. { 0x0d, 0x90a00110 },
  377. { 0x0e, 0x400000f0 },
  378. { 0x0f, 0x01cbe030 },
  379. { 0x10, 0x014be060 },
  380. { 0x12, 0x01ab9070 },
  381. { 0x15, 0x400000f0 },
  382. {} /* terminator */
  383. };
  384. static const struct hda_pintbl mbp101_pincfgs[] = {
  385. { 0x0d, 0x40ab90f0 },
  386. { 0x0e, 0x90a600f0 },
  387. { 0x12, 0x50a600f0 },
  388. {} /* terminator */
  389. };
  390. static const struct hda_pintbl mba42_pincfgs[] = {
  391. { 0x09, 0x012b4030 }, /* HP */
  392. { 0x0a, 0x400000f0 },
  393. { 0x0b, 0x90100120 }, /* speaker */
  394. { 0x0c, 0x400000f0 },
  395. { 0x0d, 0x90a00110 }, /* mic */
  396. { 0x0e, 0x400000f0 },
  397. { 0x0f, 0x400000f0 },
  398. { 0x10, 0x400000f0 },
  399. { 0x12, 0x400000f0 },
  400. { 0x15, 0x400000f0 },
  401. {} /* terminator */
  402. };
  403. static const struct hda_pintbl mba6_pincfgs[] = {
  404. { 0x10, 0x032120f0 }, /* HP */
  405. { 0x11, 0x500000f0 },
  406. { 0x12, 0x90100010 }, /* Speaker */
  407. { 0x13, 0x500000f0 },
  408. { 0x14, 0x500000f0 },
  409. { 0x15, 0x770000f0 },
  410. { 0x16, 0x770000f0 },
  411. { 0x17, 0x430000f0 },
  412. { 0x18, 0x43ab9030 }, /* Mic */
  413. { 0x19, 0x770000f0 },
  414. { 0x1a, 0x770000f0 },
  415. { 0x1b, 0x770000f0 },
  416. { 0x1c, 0x90a00090 },
  417. { 0x1d, 0x500000f0 },
  418. { 0x1e, 0x500000f0 },
  419. { 0x1f, 0x500000f0 },
  420. { 0x20, 0x500000f0 },
  421. { 0x21, 0x430000f0 },
  422. { 0x22, 0x430000f0 },
  423. {} /* terminator */
  424. };
  425. static void cs420x_fixup_gpio_13(struct hda_codec *codec,
  426. const struct hda_fixup *fix, int action)
  427. {
  428. if (action == HDA_FIXUP_ACT_PRE_PROBE) {
  429. struct cs_spec *spec = codec->spec;
  430. spec->gpio_eapd_hp = 2; /* GPIO1 = headphones */
  431. spec->gpio_eapd_speaker = 8; /* GPIO3 = speakers */
  432. spec->gpio_mask = spec->gpio_dir =
  433. spec->gpio_eapd_hp | spec->gpio_eapd_speaker;
  434. }
  435. }
  436. static void cs420x_fixup_gpio_23(struct hda_codec *codec,
  437. const struct hda_fixup *fix, int action)
  438. {
  439. if (action == HDA_FIXUP_ACT_PRE_PROBE) {
  440. struct cs_spec *spec = codec->spec;
  441. spec->gpio_eapd_hp = 4; /* GPIO2 = headphones */
  442. spec->gpio_eapd_speaker = 8; /* GPIO3 = speakers */
  443. spec->gpio_mask = spec->gpio_dir =
  444. spec->gpio_eapd_hp | spec->gpio_eapd_speaker;
  445. }
  446. }
  447. static const struct hda_fixup cs420x_fixups[] = {
  448. [CS420X_MBP53] = {
  449. .type = HDA_FIXUP_PINS,
  450. .v.pins = mbp53_pincfgs,
  451. .chained = true,
  452. .chain_id = CS420X_APPLE,
  453. },
  454. [CS420X_MBP55] = {
  455. .type = HDA_FIXUP_PINS,
  456. .v.pins = mbp55_pincfgs,
  457. .chained = true,
  458. .chain_id = CS420X_GPIO_13,
  459. },
  460. [CS420X_IMAC27] = {
  461. .type = HDA_FIXUP_PINS,
  462. .v.pins = imac27_pincfgs,
  463. .chained = true,
  464. .chain_id = CS420X_GPIO_13,
  465. },
  466. [CS420X_GPIO_13] = {
  467. .type = HDA_FIXUP_FUNC,
  468. .v.func = cs420x_fixup_gpio_13,
  469. },
  470. [CS420X_GPIO_23] = {
  471. .type = HDA_FIXUP_FUNC,
  472. .v.func = cs420x_fixup_gpio_23,
  473. },
  474. [CS420X_MBP101] = {
  475. .type = HDA_FIXUP_PINS,
  476. .v.pins = mbp101_pincfgs,
  477. .chained = true,
  478. .chain_id = CS420X_GPIO_13,
  479. },
  480. [CS420X_MBP81] = {
  481. .type = HDA_FIXUP_VERBS,
  482. .v.verbs = (const struct hda_verb[]) {
  483. /* internal mic ADC2: right only, single ended */
  484. {0x11, AC_VERB_SET_COEF_INDEX, IDX_ADC_CFG},
  485. {0x11, AC_VERB_SET_PROC_COEF, 0x102a},
  486. {}
  487. },
  488. .chained = true,
  489. .chain_id = CS420X_GPIO_13,
  490. },
  491. [CS420X_MBA42] = {
  492. .type = HDA_FIXUP_PINS,
  493. .v.pins = mba42_pincfgs,
  494. .chained = true,
  495. .chain_id = CS420X_GPIO_13,
  496. },
  497. };
  498. static struct cs_spec *cs_alloc_spec(struct hda_codec *codec, int vendor_nid)
  499. {
  500. struct cs_spec *spec;
  501. spec = kzalloc(sizeof(*spec), GFP_KERNEL);
  502. if (!spec)
  503. return NULL;
  504. codec->spec = spec;
  505. spec->vendor_nid = vendor_nid;
  506. snd_hda_gen_spec_init(&spec->gen);
  507. return spec;
  508. }
  509. static int patch_cs420x(struct hda_codec *codec)
  510. {
  511. struct cs_spec *spec;
  512. int err;
  513. spec = cs_alloc_spec(codec, CS420X_VENDOR_NID);
  514. if (!spec)
  515. return -ENOMEM;
  516. spec->gen.automute_hook = cs_automute;
  517. snd_hda_pick_fixup(codec, cs420x_models, cs420x_fixup_tbl,
  518. cs420x_fixups);
  519. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE);
  520. err = cs_parse_auto_config(codec);
  521. if (err < 0)
  522. goto error;
  523. codec->patch_ops = cs_patch_ops;
  524. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE);
  525. return 0;
  526. error:
  527. cs_free(codec);
  528. return err;
  529. }
  530. /*
  531. * CS4208 support:
  532. * Its layout is no longer compatible with CS4206/CS4207
  533. */
  534. enum {
  535. CS4208_MAC_AUTO,
  536. CS4208_MBA6,
  537. CS4208_MBP11,
  538. CS4208_GPIO0,
  539. };
  540. static const struct hda_model_fixup cs4208_models[] = {
  541. { .id = CS4208_GPIO0, .name = "gpio0" },
  542. { .id = CS4208_MBA6, .name = "mba6" },
  543. { .id = CS4208_MBP11, .name = "mbp11" },
  544. {}
  545. };
  546. static const struct snd_pci_quirk cs4208_fixup_tbl[] = {
  547. SND_PCI_QUIRK_VENDOR(0x106b, "Apple", CS4208_MAC_AUTO),
  548. {} /* terminator */
  549. };
  550. /* codec SSID matching */
  551. static const struct snd_pci_quirk cs4208_mac_fixup_tbl[] = {
  552. SND_PCI_QUIRK(0x106b, 0x5e00, "MacBookPro 11,2", CS4208_MBP11),
  553. SND_PCI_QUIRK(0x106b, 0x7100, "MacBookAir 6,1", CS4208_MBA6),
  554. SND_PCI_QUIRK(0x106b, 0x7200, "MacBookAir 6,2", CS4208_MBA6),
  555. {} /* terminator */
  556. };
  557. static void cs4208_fixup_gpio0(struct hda_codec *codec,
  558. const struct hda_fixup *fix, int action)
  559. {
  560. if (action == HDA_FIXUP_ACT_PRE_PROBE) {
  561. struct cs_spec *spec = codec->spec;
  562. spec->gpio_eapd_hp = 0;
  563. spec->gpio_eapd_speaker = 1;
  564. spec->gpio_mask = spec->gpio_dir =
  565. spec->gpio_eapd_hp | spec->gpio_eapd_speaker;
  566. }
  567. }
  568. static const struct hda_fixup cs4208_fixups[];
  569. /* remap the fixup from codec SSID and apply it */
  570. static void cs4208_fixup_mac(struct hda_codec *codec,
  571. const struct hda_fixup *fix, int action)
  572. {
  573. if (action != HDA_FIXUP_ACT_PRE_PROBE)
  574. return;
  575. snd_hda_pick_fixup(codec, NULL, cs4208_mac_fixup_tbl, cs4208_fixups);
  576. if (codec->fixup_id < 0 || codec->fixup_id == CS4208_MAC_AUTO)
  577. codec->fixup_id = CS4208_GPIO0; /* default fixup */
  578. snd_hda_apply_fixup(codec, action);
  579. }
  580. static int cs4208_spdif_sw_put(struct snd_kcontrol *kcontrol,
  581. struct snd_ctl_elem_value *ucontrol)
  582. {
  583. struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
  584. struct cs_spec *spec = codec->spec;
  585. hda_nid_t pin = spec->gen.autocfg.dig_out_pins[0];
  586. int pinctl = ucontrol->value.integer.value[0] ? PIN_OUT : 0;
  587. snd_hda_set_pin_ctl_cache(codec, pin, pinctl);
  588. return spec->spdif_sw_put(kcontrol, ucontrol);
  589. }
  590. /* hook the SPDIF switch */
  591. static void cs4208_fixup_spdif_switch(struct hda_codec *codec,
  592. const struct hda_fixup *fix, int action)
  593. {
  594. if (action == HDA_FIXUP_ACT_BUILD) {
  595. struct cs_spec *spec = codec->spec;
  596. struct snd_kcontrol *kctl;
  597. if (!spec->gen.autocfg.dig_out_pins[0])
  598. return;
  599. kctl = snd_hda_find_mixer_ctl(codec, "IEC958 Playback Switch");
  600. if (!kctl)
  601. return;
  602. spec->spdif_sw_put = kctl->put;
  603. kctl->put = cs4208_spdif_sw_put;
  604. }
  605. }
  606. static const struct hda_fixup cs4208_fixups[] = {
  607. [CS4208_MBA6] = {
  608. .type = HDA_FIXUP_PINS,
  609. .v.pins = mba6_pincfgs,
  610. .chained = true,
  611. .chain_id = CS4208_GPIO0,
  612. },
  613. [CS4208_MBP11] = {
  614. .type = HDA_FIXUP_FUNC,
  615. .v.func = cs4208_fixup_spdif_switch,
  616. .chained = true,
  617. .chain_id = CS4208_GPIO0,
  618. },
  619. [CS4208_GPIO0] = {
  620. .type = HDA_FIXUP_FUNC,
  621. .v.func = cs4208_fixup_gpio0,
  622. },
  623. [CS4208_MAC_AUTO] = {
  624. .type = HDA_FIXUP_FUNC,
  625. .v.func = cs4208_fixup_mac,
  626. },
  627. };
  628. /* correct the 0dB offset of input pins */
  629. static void cs4208_fix_amp_caps(struct hda_codec *codec, hda_nid_t adc)
  630. {
  631. unsigned int caps;
  632. caps = query_amp_caps(codec, adc, HDA_INPUT);
  633. caps &= ~(AC_AMPCAP_OFFSET);
  634. caps |= 0x02;
  635. snd_hda_override_amp_caps(codec, adc, HDA_INPUT, caps);
  636. }
  637. static int patch_cs4208(struct hda_codec *codec)
  638. {
  639. struct cs_spec *spec;
  640. int err;
  641. spec = cs_alloc_spec(codec, CS4208_VENDOR_NID);
  642. if (!spec)
  643. return -ENOMEM;
  644. spec->gen.automute_hook = cs_automute;
  645. /* exclude NID 0x10 (HP) from output volumes due to different steps */
  646. spec->gen.out_vol_mask = 1ULL << 0x10;
  647. snd_hda_pick_fixup(codec, cs4208_models, cs4208_fixup_tbl,
  648. cs4208_fixups);
  649. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE);
  650. snd_hda_override_wcaps(codec, 0x18,
  651. get_wcaps(codec, 0x18) | AC_WCAP_STEREO);
  652. cs4208_fix_amp_caps(codec, 0x18);
  653. cs4208_fix_amp_caps(codec, 0x1b);
  654. cs4208_fix_amp_caps(codec, 0x1c);
  655. err = cs_parse_auto_config(codec);
  656. if (err < 0)
  657. goto error;
  658. codec->patch_ops = cs_patch_ops;
  659. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE);
  660. return 0;
  661. error:
  662. cs_free(codec);
  663. return err;
  664. }
  665. /*
  666. * Cirrus Logic CS4210
  667. *
  668. * 1 DAC => HP(sense) / Speakers,
  669. * 1 ADC <= LineIn(sense) / MicIn / DMicIn,
  670. * 1 SPDIF OUT => SPDIF Trasmitter(sense)
  671. */
  672. /* CS4210 board names */
  673. static const struct hda_model_fixup cs421x_models[] = {
  674. { .id = CS421X_CDB4210, .name = "cdb4210" },
  675. { .id = CS421X_STUMPY, .name = "stumpy" },
  676. {}
  677. };
  678. static const struct snd_pci_quirk cs421x_fixup_tbl[] = {
  679. /* Test Intel board + CDB2410 */
  680. SND_PCI_QUIRK(0x8086, 0x5001, "DP45SG/CDB4210", CS421X_CDB4210),
  681. {} /* terminator */
  682. };
  683. /* CS4210 board pinconfigs */
  684. /* Default CS4210 (CDB4210)*/
  685. static const struct hda_pintbl cdb4210_pincfgs[] = {
  686. { 0x05, 0x0321401f },
  687. { 0x06, 0x90170010 },
  688. { 0x07, 0x03813031 },
  689. { 0x08, 0xb7a70037 },
  690. { 0x09, 0xb7a6003e },
  691. { 0x0a, 0x034510f0 },
  692. {} /* terminator */
  693. };
  694. /* Stumpy ChromeBox */
  695. static const struct hda_pintbl stumpy_pincfgs[] = {
  696. { 0x05, 0x022120f0 },
  697. { 0x06, 0x901700f0 },
  698. { 0x07, 0x02a120f0 },
  699. { 0x08, 0x77a70037 },
  700. { 0x09, 0x77a6003e },
  701. { 0x0a, 0x434510f0 },
  702. {} /* terminator */
  703. };
  704. /* Setup GPIO/SENSE for each board (if used) */
  705. static void cs421x_fixup_sense_b(struct hda_codec *codec,
  706. const struct hda_fixup *fix, int action)
  707. {
  708. struct cs_spec *spec = codec->spec;
  709. if (action == HDA_FIXUP_ACT_PRE_PROBE)
  710. spec->sense_b = 1;
  711. }
  712. static const struct hda_fixup cs421x_fixups[] = {
  713. [CS421X_CDB4210] = {
  714. .type = HDA_FIXUP_PINS,
  715. .v.pins = cdb4210_pincfgs,
  716. .chained = true,
  717. .chain_id = CS421X_SENSE_B,
  718. },
  719. [CS421X_SENSE_B] = {
  720. .type = HDA_FIXUP_FUNC,
  721. .v.func = cs421x_fixup_sense_b,
  722. },
  723. [CS421X_STUMPY] = {
  724. .type = HDA_FIXUP_PINS,
  725. .v.pins = stumpy_pincfgs,
  726. },
  727. };
  728. static const struct hda_verb cs421x_coef_init_verbs[] = {
  729. {0x0B, AC_VERB_SET_PROC_STATE, 1},
  730. {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_DEV_CFG},
  731. /*
  732. Disable Coefficient Index Auto-Increment(DAI)=1,
  733. PDREF=0
  734. */
  735. {0x0B, AC_VERB_SET_PROC_COEF, 0x0001 },
  736. {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_ADC_CFG},
  737. /* ADC SZCMode = Digital Soft Ramp */
  738. {0x0B, AC_VERB_SET_PROC_COEF, 0x0002 },
  739. {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_DAC_CFG},
  740. {0x0B, AC_VERB_SET_PROC_COEF,
  741. (0x0002 /* DAC SZCMode = Digital Soft Ramp */
  742. | 0x0004 /* Mute DAC on FIFO error */
  743. | 0x0008 /* Enable DAC High Pass Filter */
  744. )},
  745. {} /* terminator */
  746. };
  747. /* Errata: CS4210 rev A1 Silicon
  748. *
  749. * http://www.cirrus.com/en/pubs/errata/
  750. *
  751. * Description:
  752. * 1. Performance degredation is present in the ADC.
  753. * 2. Speaker output is not completely muted upon HP detect.
  754. * 3. Noise is present when clipping occurs on the amplified
  755. * speaker outputs.
  756. *
  757. * Workaround:
  758. * The following verb sequence written to the registers during
  759. * initialization will correct the issues listed above.
  760. */
  761. static const struct hda_verb cs421x_coef_init_verbs_A1_silicon_fixes[] = {
  762. {0x0B, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */
  763. {0x0B, AC_VERB_SET_COEF_INDEX, 0x0006},
  764. {0x0B, AC_VERB_SET_PROC_COEF, 0x9999}, /* Test mode: on */
  765. {0x0B, AC_VERB_SET_COEF_INDEX, 0x000A},
  766. {0x0B, AC_VERB_SET_PROC_COEF, 0x14CB}, /* Chop double */
  767. {0x0B, AC_VERB_SET_COEF_INDEX, 0x0011},
  768. {0x0B, AC_VERB_SET_PROC_COEF, 0xA2D0}, /* Increase ADC current */
  769. {0x0B, AC_VERB_SET_COEF_INDEX, 0x001A},
  770. {0x0B, AC_VERB_SET_PROC_COEF, 0x02A9}, /* Mute speaker */
  771. {0x0B, AC_VERB_SET_COEF_INDEX, 0x001B},
  772. {0x0B, AC_VERB_SET_PROC_COEF, 0X1006}, /* Remove noise */
  773. {} /* terminator */
  774. };
  775. /* Speaker Amp Gain is controlled by the vendor widget's coef 4 */
  776. static const DECLARE_TLV_DB_SCALE(cs421x_speaker_boost_db_scale, 900, 300, 0);
  777. static int cs421x_boost_vol_info(struct snd_kcontrol *kcontrol,
  778. struct snd_ctl_elem_info *uinfo)
  779. {
  780. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  781. uinfo->count = 1;
  782. uinfo->value.integer.min = 0;
  783. uinfo->value.integer.max = 3;
  784. return 0;
  785. }
  786. static int cs421x_boost_vol_get(struct snd_kcontrol *kcontrol,
  787. struct snd_ctl_elem_value *ucontrol)
  788. {
  789. struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
  790. ucontrol->value.integer.value[0] =
  791. cs_vendor_coef_get(codec, CS421X_IDX_SPK_CTL) & 0x0003;
  792. return 0;
  793. }
  794. static int cs421x_boost_vol_put(struct snd_kcontrol *kcontrol,
  795. struct snd_ctl_elem_value *ucontrol)
  796. {
  797. struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
  798. unsigned int vol = ucontrol->value.integer.value[0];
  799. unsigned int coef =
  800. cs_vendor_coef_get(codec, CS421X_IDX_SPK_CTL);
  801. unsigned int original_coef = coef;
  802. coef &= ~0x0003;
  803. coef |= (vol & 0x0003);
  804. if (original_coef == coef)
  805. return 0;
  806. else {
  807. cs_vendor_coef_set(codec, CS421X_IDX_SPK_CTL, coef);
  808. return 1;
  809. }
  810. }
  811. static const struct snd_kcontrol_new cs421x_speaker_boost_ctl = {
  812. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  813. .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
  814. SNDRV_CTL_ELEM_ACCESS_TLV_READ),
  815. .name = "Speaker Boost Playback Volume",
  816. .info = cs421x_boost_vol_info,
  817. .get = cs421x_boost_vol_get,
  818. .put = cs421x_boost_vol_put,
  819. .tlv = { .p = cs421x_speaker_boost_db_scale },
  820. };
  821. static void cs4210_pinmux_init(struct hda_codec *codec)
  822. {
  823. struct cs_spec *spec = codec->spec;
  824. unsigned int def_conf, coef;
  825. /* GPIO, DMIC_SCL, DMIC_SDA and SENSE_B are multiplexed */
  826. coef = cs_vendor_coef_get(codec, CS421X_IDX_DEV_CFG);
  827. if (spec->gpio_mask)
  828. coef |= 0x0008; /* B1,B2 are GPIOs */
  829. else
  830. coef &= ~0x0008;
  831. if (spec->sense_b)
  832. coef |= 0x0010; /* B2 is SENSE_B, not inverted */
  833. else
  834. coef &= ~0x0010;
  835. cs_vendor_coef_set(codec, CS421X_IDX_DEV_CFG, coef);
  836. if ((spec->gpio_mask || spec->sense_b) &&
  837. is_active_pin(codec, CS421X_DMIC_PIN_NID)) {
  838. /*
  839. GPIO or SENSE_B forced - disconnect the DMIC pin.
  840. */
  841. def_conf = snd_hda_codec_get_pincfg(codec, CS421X_DMIC_PIN_NID);
  842. def_conf &= ~AC_DEFCFG_PORT_CONN;
  843. def_conf |= (AC_JACK_PORT_NONE << AC_DEFCFG_PORT_CONN_SHIFT);
  844. snd_hda_codec_set_pincfg(codec, CS421X_DMIC_PIN_NID, def_conf);
  845. }
  846. }
  847. static void cs4210_spdif_automute(struct hda_codec *codec,
  848. struct hda_jack_tbl *tbl)
  849. {
  850. struct cs_spec *spec = codec->spec;
  851. bool spdif_present = false;
  852. hda_nid_t spdif_pin = spec->gen.autocfg.dig_out_pins[0];
  853. /* detect on spdif is specific to CS4210 */
  854. if (!spec->spdif_detect ||
  855. spec->vendor_nid != CS4210_VENDOR_NID)
  856. return;
  857. spdif_present = snd_hda_jack_detect(codec, spdif_pin);
  858. if (spdif_present == spec->spdif_present)
  859. return;
  860. spec->spdif_present = spdif_present;
  861. /* SPDIF TX on/off */
  862. if (spdif_present)
  863. snd_hda_set_pin_ctl(codec, spdif_pin,
  864. spdif_present ? PIN_OUT : 0);
  865. cs_automute(codec);
  866. }
  867. static void parse_cs421x_digital(struct hda_codec *codec)
  868. {
  869. struct cs_spec *spec = codec->spec;
  870. struct auto_pin_cfg *cfg = &spec->gen.autocfg;
  871. int i;
  872. for (i = 0; i < cfg->dig_outs; i++) {
  873. hda_nid_t nid = cfg->dig_out_pins[i];
  874. if (get_wcaps(codec, nid) & AC_WCAP_UNSOL_CAP) {
  875. spec->spdif_detect = 1;
  876. snd_hda_jack_detect_enable_callback(codec, nid,
  877. SPDIF_EVENT,
  878. cs4210_spdif_automute);
  879. }
  880. }
  881. }
  882. static int cs421x_init(struct hda_codec *codec)
  883. {
  884. struct cs_spec *spec = codec->spec;
  885. if (spec->vendor_nid == CS4210_VENDOR_NID) {
  886. snd_hda_sequence_write(codec, cs421x_coef_init_verbs);
  887. snd_hda_sequence_write(codec, cs421x_coef_init_verbs_A1_silicon_fixes);
  888. cs4210_pinmux_init(codec);
  889. }
  890. snd_hda_gen_init(codec);
  891. if (spec->gpio_mask) {
  892. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_MASK,
  893. spec->gpio_mask);
  894. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DIRECTION,
  895. spec->gpio_dir);
  896. snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DATA,
  897. spec->gpio_data);
  898. }
  899. init_input_coef(codec);
  900. cs4210_spdif_automute(codec, NULL);
  901. return 0;
  902. }
  903. static int cs421x_build_controls(struct hda_codec *codec)
  904. {
  905. struct cs_spec *spec = codec->spec;
  906. int err;
  907. err = snd_hda_gen_build_controls(codec);
  908. if (err < 0)
  909. return err;
  910. if (spec->gen.autocfg.speaker_outs &&
  911. spec->vendor_nid == CS4210_VENDOR_NID) {
  912. err = snd_hda_ctl_add(codec, 0,
  913. snd_ctl_new1(&cs421x_speaker_boost_ctl, codec));
  914. if (err < 0)
  915. return err;
  916. }
  917. return 0;
  918. }
  919. static void fix_volume_caps(struct hda_codec *codec, hda_nid_t dac)
  920. {
  921. unsigned int caps;
  922. /* set the upper-limit for mixer amp to 0dB */
  923. caps = query_amp_caps(codec, dac, HDA_OUTPUT);
  924. caps &= ~(0x7f << AC_AMPCAP_NUM_STEPS_SHIFT);
  925. caps |= ((caps >> AC_AMPCAP_OFFSET_SHIFT) & 0x7f)
  926. << AC_AMPCAP_NUM_STEPS_SHIFT;
  927. snd_hda_override_amp_caps(codec, dac, HDA_OUTPUT, caps);
  928. }
  929. static int cs421x_parse_auto_config(struct hda_codec *codec)
  930. {
  931. struct cs_spec *spec = codec->spec;
  932. hda_nid_t dac = CS4210_DAC_NID;
  933. int err;
  934. fix_volume_caps(codec, dac);
  935. err = snd_hda_parse_pin_defcfg(codec, &spec->gen.autocfg, NULL, 0);
  936. if (err < 0)
  937. return err;
  938. err = snd_hda_gen_parse_auto_config(codec, &spec->gen.autocfg);
  939. if (err < 0)
  940. return err;
  941. parse_cs421x_digital(codec);
  942. return 0;
  943. }
  944. #ifdef CONFIG_PM
  945. /*
  946. Manage PDREF, when transitioning to D3hot
  947. (DAC,ADC) -> D3, PDREF=1, AFG->D3
  948. */
  949. static int cs421x_suspend(struct hda_codec *codec)
  950. {
  951. struct cs_spec *spec = codec->spec;
  952. unsigned int coef;
  953. snd_hda_shutup_pins(codec);
  954. snd_hda_codec_write(codec, CS4210_DAC_NID, 0,
  955. AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
  956. snd_hda_codec_write(codec, CS4210_ADC_NID, 0,
  957. AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
  958. if (spec->vendor_nid == CS4210_VENDOR_NID) {
  959. coef = cs_vendor_coef_get(codec, CS421X_IDX_DEV_CFG);
  960. coef |= 0x0004; /* PDREF */
  961. cs_vendor_coef_set(codec, CS421X_IDX_DEV_CFG, coef);
  962. }
  963. return 0;
  964. }
  965. #endif
  966. static const struct hda_codec_ops cs421x_patch_ops = {
  967. .build_controls = cs421x_build_controls,
  968. .build_pcms = snd_hda_gen_build_pcms,
  969. .init = cs421x_init,
  970. .free = cs_free,
  971. .unsol_event = snd_hda_jack_unsol_event,
  972. #ifdef CONFIG_PM
  973. .suspend = cs421x_suspend,
  974. #endif
  975. };
  976. static int patch_cs4210(struct hda_codec *codec)
  977. {
  978. struct cs_spec *spec;
  979. int err;
  980. spec = cs_alloc_spec(codec, CS4210_VENDOR_NID);
  981. if (!spec)
  982. return -ENOMEM;
  983. spec->gen.automute_hook = cs_automute;
  984. snd_hda_pick_fixup(codec, cs421x_models, cs421x_fixup_tbl,
  985. cs421x_fixups);
  986. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE);
  987. /*
  988. Update the GPIO/DMIC/SENSE_B pinmux before the configuration
  989. is auto-parsed. If GPIO or SENSE_B is forced, DMIC input
  990. is disabled.
  991. */
  992. cs4210_pinmux_init(codec);
  993. err = cs421x_parse_auto_config(codec);
  994. if (err < 0)
  995. goto error;
  996. codec->patch_ops = cs421x_patch_ops;
  997. snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE);
  998. return 0;
  999. error:
  1000. cs_free(codec);
  1001. return err;
  1002. }
  1003. static int patch_cs4213(struct hda_codec *codec)
  1004. {
  1005. struct cs_spec *spec;
  1006. int err;
  1007. spec = cs_alloc_spec(codec, CS4213_VENDOR_NID);
  1008. if (!spec)
  1009. return -ENOMEM;
  1010. err = cs421x_parse_auto_config(codec);
  1011. if (err < 0)
  1012. goto error;
  1013. codec->patch_ops = cs421x_patch_ops;
  1014. return 0;
  1015. error:
  1016. cs_free(codec);
  1017. return err;
  1018. }
  1019. /*
  1020. * patch entries
  1021. */
  1022. static const struct hda_codec_preset snd_hda_preset_cirrus[] = {
  1023. { .id = 0x10134206, .name = "CS4206", .patch = patch_cs420x },
  1024. { .id = 0x10134207, .name = "CS4207", .patch = patch_cs420x },
  1025. { .id = 0x10134208, .name = "CS4208", .patch = patch_cs4208 },
  1026. { .id = 0x10134210, .name = "CS4210", .patch = patch_cs4210 },
  1027. { .id = 0x10134213, .name = "CS4213", .patch = patch_cs4213 },
  1028. {} /* terminator */
  1029. };
  1030. MODULE_ALIAS("snd-hda-codec-id:10134206");
  1031. MODULE_ALIAS("snd-hda-codec-id:10134207");
  1032. MODULE_ALIAS("snd-hda-codec-id:10134208");
  1033. MODULE_ALIAS("snd-hda-codec-id:10134210");
  1034. MODULE_ALIAS("snd-hda-codec-id:10134213");
  1035. MODULE_LICENSE("GPL");
  1036. MODULE_DESCRIPTION("Cirrus Logic HD-audio codec");
  1037. static struct hda_codec_preset_list cirrus_list = {
  1038. .preset = snd_hda_preset_cirrus,
  1039. .owner = THIS_MODULE,
  1040. };
  1041. static int __init patch_cirrus_init(void)
  1042. {
  1043. return snd_hda_add_codec_preset(&cirrus_list);
  1044. }
  1045. static void __exit patch_cirrus_exit(void)
  1046. {
  1047. snd_hda_delete_codec_preset(&cirrus_list);
  1048. }
  1049. module_init(patch_cirrus_init)
  1050. module_exit(patch_cirrus_exit)