dmaengine.c 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165
  1. /*
  2. * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the Free
  6. * Software Foundation; either version 2 of the License, or (at your option)
  7. * any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59
  16. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called COPYING.
  20. */
  21. /*
  22. * This code implements the DMA subsystem. It provides a HW-neutral interface
  23. * for other kernel code to use asynchronous memory copy capabilities,
  24. * if present, and allows different HW DMA drivers to register as providing
  25. * this capability.
  26. *
  27. * Due to the fact we are accelerating what is already a relatively fast
  28. * operation, the code goes to great lengths to avoid additional overhead,
  29. * such as locking.
  30. *
  31. * LOCKING:
  32. *
  33. * The subsystem keeps a global list of dma_device structs it is protected by a
  34. * mutex, dma_list_mutex.
  35. *
  36. * A subsystem can get access to a channel by calling dmaengine_get() followed
  37. * by dma_find_channel(), or if it has need for an exclusive channel it can call
  38. * dma_request_channel(). Once a channel is allocated a reference is taken
  39. * against its corresponding driver to disable removal.
  40. *
  41. * Each device has a channels list, which runs unlocked but is never modified
  42. * once the device is registered, it's just setup by the driver.
  43. *
  44. * See Documentation/dmaengine.txt for more details
  45. */
  46. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  47. #include <linux/dma-mapping.h>
  48. #include <linux/init.h>
  49. #include <linux/module.h>
  50. #include <linux/mm.h>
  51. #include <linux/device.h>
  52. #include <linux/dmaengine.h>
  53. #include <linux/hardirq.h>
  54. #include <linux/spinlock.h>
  55. #include <linux/percpu.h>
  56. #include <linux/rcupdate.h>
  57. #include <linux/mutex.h>
  58. #include <linux/jiffies.h>
  59. #include <linux/rculist.h>
  60. #include <linux/idr.h>
  61. #include <linux/slab.h>
  62. #include <linux/acpi.h>
  63. #include <linux/acpi_dma.h>
  64. #include <linux/of_dma.h>
  65. #include <linux/mempool.h>
  66. static DEFINE_MUTEX(dma_list_mutex);
  67. static DEFINE_IDR(dma_idr);
  68. static LIST_HEAD(dma_device_list);
  69. static long dmaengine_ref_count;
  70. /* --- sysfs implementation --- */
  71. /**
  72. * dev_to_dma_chan - convert a device pointer to the its sysfs container object
  73. * @dev - device node
  74. *
  75. * Must be called under dma_list_mutex
  76. */
  77. static struct dma_chan *dev_to_dma_chan(struct device *dev)
  78. {
  79. struct dma_chan_dev *chan_dev;
  80. chan_dev = container_of(dev, typeof(*chan_dev), device);
  81. return chan_dev->chan;
  82. }
  83. static ssize_t memcpy_count_show(struct device *dev,
  84. struct device_attribute *attr, char *buf)
  85. {
  86. struct dma_chan *chan;
  87. unsigned long count = 0;
  88. int i;
  89. int err;
  90. mutex_lock(&dma_list_mutex);
  91. chan = dev_to_dma_chan(dev);
  92. if (chan) {
  93. for_each_possible_cpu(i)
  94. count += per_cpu_ptr(chan->local, i)->memcpy_count;
  95. err = sprintf(buf, "%lu\n", count);
  96. } else
  97. err = -ENODEV;
  98. mutex_unlock(&dma_list_mutex);
  99. return err;
  100. }
  101. static DEVICE_ATTR_RO(memcpy_count);
  102. static ssize_t bytes_transferred_show(struct device *dev,
  103. struct device_attribute *attr, char *buf)
  104. {
  105. struct dma_chan *chan;
  106. unsigned long count = 0;
  107. int i;
  108. int err;
  109. mutex_lock(&dma_list_mutex);
  110. chan = dev_to_dma_chan(dev);
  111. if (chan) {
  112. for_each_possible_cpu(i)
  113. count += per_cpu_ptr(chan->local, i)->bytes_transferred;
  114. err = sprintf(buf, "%lu\n", count);
  115. } else
  116. err = -ENODEV;
  117. mutex_unlock(&dma_list_mutex);
  118. return err;
  119. }
  120. static DEVICE_ATTR_RO(bytes_transferred);
  121. static ssize_t in_use_show(struct device *dev, struct device_attribute *attr,
  122. char *buf)
  123. {
  124. struct dma_chan *chan;
  125. int err;
  126. mutex_lock(&dma_list_mutex);
  127. chan = dev_to_dma_chan(dev);
  128. if (chan)
  129. err = sprintf(buf, "%d\n", chan->client_count);
  130. else
  131. err = -ENODEV;
  132. mutex_unlock(&dma_list_mutex);
  133. return err;
  134. }
  135. static DEVICE_ATTR_RO(in_use);
  136. static struct attribute *dma_dev_attrs[] = {
  137. &dev_attr_memcpy_count.attr,
  138. &dev_attr_bytes_transferred.attr,
  139. &dev_attr_in_use.attr,
  140. NULL,
  141. };
  142. ATTRIBUTE_GROUPS(dma_dev);
  143. static void chan_dev_release(struct device *dev)
  144. {
  145. struct dma_chan_dev *chan_dev;
  146. chan_dev = container_of(dev, typeof(*chan_dev), device);
  147. if (atomic_dec_and_test(chan_dev->idr_ref)) {
  148. mutex_lock(&dma_list_mutex);
  149. idr_remove(&dma_idr, chan_dev->dev_id);
  150. mutex_unlock(&dma_list_mutex);
  151. kfree(chan_dev->idr_ref);
  152. }
  153. kfree(chan_dev);
  154. }
  155. static struct class dma_devclass = {
  156. .name = "dma",
  157. .dev_groups = dma_dev_groups,
  158. .dev_release = chan_dev_release,
  159. };
  160. /* --- client and device registration --- */
  161. #define dma_device_satisfies_mask(device, mask) \
  162. __dma_device_satisfies_mask((device), &(mask))
  163. static int
  164. __dma_device_satisfies_mask(struct dma_device *device,
  165. const dma_cap_mask_t *want)
  166. {
  167. dma_cap_mask_t has;
  168. bitmap_and(has.bits, want->bits, device->cap_mask.bits,
  169. DMA_TX_TYPE_END);
  170. return bitmap_equal(want->bits, has.bits, DMA_TX_TYPE_END);
  171. }
  172. static struct module *dma_chan_to_owner(struct dma_chan *chan)
  173. {
  174. return chan->device->dev->driver->owner;
  175. }
  176. /**
  177. * balance_ref_count - catch up the channel reference count
  178. * @chan - channel to balance ->client_count versus dmaengine_ref_count
  179. *
  180. * balance_ref_count must be called under dma_list_mutex
  181. */
  182. static void balance_ref_count(struct dma_chan *chan)
  183. {
  184. struct module *owner = dma_chan_to_owner(chan);
  185. while (chan->client_count < dmaengine_ref_count) {
  186. __module_get(owner);
  187. chan->client_count++;
  188. }
  189. }
  190. /**
  191. * dma_chan_get - try to grab a dma channel's parent driver module
  192. * @chan - channel to grab
  193. *
  194. * Must be called under dma_list_mutex
  195. */
  196. static int dma_chan_get(struct dma_chan *chan)
  197. {
  198. int err = -ENODEV;
  199. struct module *owner = dma_chan_to_owner(chan);
  200. if (chan->client_count) {
  201. __module_get(owner);
  202. err = 0;
  203. } else if (try_module_get(owner))
  204. err = 0;
  205. if (err == 0)
  206. chan->client_count++;
  207. /* allocate upon first client reference */
  208. if (chan->client_count == 1 && err == 0) {
  209. int desc_cnt = chan->device->device_alloc_chan_resources(chan);
  210. if (desc_cnt < 0) {
  211. err = desc_cnt;
  212. chan->client_count = 0;
  213. module_put(owner);
  214. } else if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask))
  215. balance_ref_count(chan);
  216. }
  217. return err;
  218. }
  219. /**
  220. * dma_chan_put - drop a reference to a dma channel's parent driver module
  221. * @chan - channel to release
  222. *
  223. * Must be called under dma_list_mutex
  224. */
  225. static void dma_chan_put(struct dma_chan *chan)
  226. {
  227. if (!chan->client_count)
  228. return; /* this channel failed alloc_chan_resources */
  229. chan->client_count--;
  230. module_put(dma_chan_to_owner(chan));
  231. if (chan->client_count == 0)
  232. chan->device->device_free_chan_resources(chan);
  233. }
  234. enum dma_status dma_sync_wait(struct dma_chan *chan, dma_cookie_t cookie)
  235. {
  236. enum dma_status status;
  237. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  238. dma_async_issue_pending(chan);
  239. do {
  240. status = dma_async_is_tx_complete(chan, cookie, NULL, NULL);
  241. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  242. pr_err("%s: timeout!\n", __func__);
  243. return DMA_ERROR;
  244. }
  245. if (status != DMA_IN_PROGRESS)
  246. break;
  247. cpu_relax();
  248. } while (1);
  249. return status;
  250. }
  251. EXPORT_SYMBOL(dma_sync_wait);
  252. /**
  253. * dma_cap_mask_all - enable iteration over all operation types
  254. */
  255. static dma_cap_mask_t dma_cap_mask_all;
  256. /**
  257. * dma_chan_tbl_ent - tracks channel allocations per core/operation
  258. * @chan - associated channel for this entry
  259. */
  260. struct dma_chan_tbl_ent {
  261. struct dma_chan *chan;
  262. };
  263. /**
  264. * channel_table - percpu lookup table for memory-to-memory offload providers
  265. */
  266. static struct dma_chan_tbl_ent __percpu *channel_table[DMA_TX_TYPE_END];
  267. static int __init dma_channel_table_init(void)
  268. {
  269. enum dma_transaction_type cap;
  270. int err = 0;
  271. bitmap_fill(dma_cap_mask_all.bits, DMA_TX_TYPE_END);
  272. /* 'interrupt', 'private', and 'slave' are channel capabilities,
  273. * but are not associated with an operation so they do not need
  274. * an entry in the channel_table
  275. */
  276. clear_bit(DMA_INTERRUPT, dma_cap_mask_all.bits);
  277. clear_bit(DMA_PRIVATE, dma_cap_mask_all.bits);
  278. clear_bit(DMA_SLAVE, dma_cap_mask_all.bits);
  279. for_each_dma_cap_mask(cap, dma_cap_mask_all) {
  280. channel_table[cap] = alloc_percpu(struct dma_chan_tbl_ent);
  281. if (!channel_table[cap]) {
  282. err = -ENOMEM;
  283. break;
  284. }
  285. }
  286. if (err) {
  287. pr_err("initialization failure\n");
  288. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  289. if (channel_table[cap])
  290. free_percpu(channel_table[cap]);
  291. }
  292. return err;
  293. }
  294. arch_initcall(dma_channel_table_init);
  295. /**
  296. * dma_find_channel - find a channel to carry out the operation
  297. * @tx_type: transaction type
  298. */
  299. struct dma_chan *dma_find_channel(enum dma_transaction_type tx_type)
  300. {
  301. return this_cpu_read(channel_table[tx_type]->chan);
  302. }
  303. EXPORT_SYMBOL(dma_find_channel);
  304. /*
  305. * net_dma_find_channel - find a channel for net_dma
  306. * net_dma has alignment requirements
  307. */
  308. struct dma_chan *net_dma_find_channel(void)
  309. {
  310. struct dma_chan *chan = dma_find_channel(DMA_MEMCPY);
  311. if (chan && !is_dma_copy_aligned(chan->device, 1, 1, 1))
  312. return NULL;
  313. return chan;
  314. }
  315. EXPORT_SYMBOL(net_dma_find_channel);
  316. /**
  317. * dma_issue_pending_all - flush all pending operations across all channels
  318. */
  319. void dma_issue_pending_all(void)
  320. {
  321. struct dma_device *device;
  322. struct dma_chan *chan;
  323. rcu_read_lock();
  324. list_for_each_entry_rcu(device, &dma_device_list, global_node) {
  325. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  326. continue;
  327. list_for_each_entry(chan, &device->channels, device_node)
  328. if (chan->client_count)
  329. device->device_issue_pending(chan);
  330. }
  331. rcu_read_unlock();
  332. }
  333. EXPORT_SYMBOL(dma_issue_pending_all);
  334. /**
  335. * dma_chan_is_local - returns true if the channel is in the same numa-node as the cpu
  336. */
  337. static bool dma_chan_is_local(struct dma_chan *chan, int cpu)
  338. {
  339. int node = dev_to_node(chan->device->dev);
  340. return node == -1 || cpumask_test_cpu(cpu, cpumask_of_node(node));
  341. }
  342. /**
  343. * min_chan - returns the channel with min count and in the same numa-node as the cpu
  344. * @cap: capability to match
  345. * @cpu: cpu index which the channel should be close to
  346. *
  347. * If some channels are close to the given cpu, the one with the lowest
  348. * reference count is returned. Otherwise, cpu is ignored and only the
  349. * reference count is taken into account.
  350. * Must be called under dma_list_mutex.
  351. */
  352. static struct dma_chan *min_chan(enum dma_transaction_type cap, int cpu)
  353. {
  354. struct dma_device *device;
  355. struct dma_chan *chan;
  356. struct dma_chan *min = NULL;
  357. struct dma_chan *localmin = NULL;
  358. list_for_each_entry(device, &dma_device_list, global_node) {
  359. if (!dma_has_cap(cap, device->cap_mask) ||
  360. dma_has_cap(DMA_PRIVATE, device->cap_mask))
  361. continue;
  362. list_for_each_entry(chan, &device->channels, device_node) {
  363. if (!chan->client_count)
  364. continue;
  365. if (!min || chan->table_count < min->table_count)
  366. min = chan;
  367. if (dma_chan_is_local(chan, cpu))
  368. if (!localmin ||
  369. chan->table_count < localmin->table_count)
  370. localmin = chan;
  371. }
  372. }
  373. chan = localmin ? localmin : min;
  374. if (chan)
  375. chan->table_count++;
  376. return chan;
  377. }
  378. /**
  379. * dma_channel_rebalance - redistribute the available channels
  380. *
  381. * Optimize for cpu isolation (each cpu gets a dedicated channel for an
  382. * operation type) in the SMP case, and operation isolation (avoid
  383. * multi-tasking channels) in the non-SMP case. Must be called under
  384. * dma_list_mutex.
  385. */
  386. static void dma_channel_rebalance(void)
  387. {
  388. struct dma_chan *chan;
  389. struct dma_device *device;
  390. int cpu;
  391. int cap;
  392. /* undo the last distribution */
  393. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  394. for_each_possible_cpu(cpu)
  395. per_cpu_ptr(channel_table[cap], cpu)->chan = NULL;
  396. list_for_each_entry(device, &dma_device_list, global_node) {
  397. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  398. continue;
  399. list_for_each_entry(chan, &device->channels, device_node)
  400. chan->table_count = 0;
  401. }
  402. /* don't populate the channel_table if no clients are available */
  403. if (!dmaengine_ref_count)
  404. return;
  405. /* redistribute available channels */
  406. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  407. for_each_online_cpu(cpu) {
  408. chan = min_chan(cap, cpu);
  409. per_cpu_ptr(channel_table[cap], cpu)->chan = chan;
  410. }
  411. }
  412. static struct dma_chan *private_candidate(const dma_cap_mask_t *mask,
  413. struct dma_device *dev,
  414. dma_filter_fn fn, void *fn_param)
  415. {
  416. struct dma_chan *chan;
  417. if (!__dma_device_satisfies_mask(dev, mask)) {
  418. pr_debug("%s: wrong capabilities\n", __func__);
  419. return NULL;
  420. }
  421. /* devices with multiple channels need special handling as we need to
  422. * ensure that all channels are either private or public.
  423. */
  424. if (dev->chancnt > 1 && !dma_has_cap(DMA_PRIVATE, dev->cap_mask))
  425. list_for_each_entry(chan, &dev->channels, device_node) {
  426. /* some channels are already publicly allocated */
  427. if (chan->client_count)
  428. return NULL;
  429. }
  430. list_for_each_entry(chan, &dev->channels, device_node) {
  431. if (chan->client_count) {
  432. pr_debug("%s: %s busy\n",
  433. __func__, dma_chan_name(chan));
  434. continue;
  435. }
  436. if (fn && !fn(chan, fn_param)) {
  437. pr_debug("%s: %s filter said false\n",
  438. __func__, dma_chan_name(chan));
  439. continue;
  440. }
  441. return chan;
  442. }
  443. return NULL;
  444. }
  445. /**
  446. * dma_request_slave_channel - try to get specific channel exclusively
  447. * @chan: target channel
  448. */
  449. struct dma_chan *dma_get_slave_channel(struct dma_chan *chan)
  450. {
  451. int err = -EBUSY;
  452. /* lock against __dma_request_channel */
  453. mutex_lock(&dma_list_mutex);
  454. if (chan->client_count == 0) {
  455. err = dma_chan_get(chan);
  456. if (err)
  457. pr_debug("%s: failed to get %s: (%d)\n",
  458. __func__, dma_chan_name(chan), err);
  459. } else
  460. chan = NULL;
  461. mutex_unlock(&dma_list_mutex);
  462. return chan;
  463. }
  464. EXPORT_SYMBOL_GPL(dma_get_slave_channel);
  465. struct dma_chan *dma_get_any_slave_channel(struct dma_device *device)
  466. {
  467. dma_cap_mask_t mask;
  468. struct dma_chan *chan;
  469. int err;
  470. dma_cap_zero(mask);
  471. dma_cap_set(DMA_SLAVE, mask);
  472. /* lock against __dma_request_channel */
  473. mutex_lock(&dma_list_mutex);
  474. chan = private_candidate(&mask, device, NULL, NULL);
  475. if (chan) {
  476. err = dma_chan_get(chan);
  477. if (err) {
  478. pr_debug("%s: failed to get %s: (%d)\n",
  479. __func__, dma_chan_name(chan), err);
  480. chan = NULL;
  481. }
  482. }
  483. mutex_unlock(&dma_list_mutex);
  484. return chan;
  485. }
  486. EXPORT_SYMBOL_GPL(dma_get_any_slave_channel);
  487. /**
  488. * __dma_request_channel - try to allocate an exclusive channel
  489. * @mask: capabilities that the channel must satisfy
  490. * @fn: optional callback to disposition available channels
  491. * @fn_param: opaque parameter to pass to dma_filter_fn
  492. *
  493. * Returns pointer to appropriate DMA channel on success or NULL.
  494. */
  495. struct dma_chan *__dma_request_channel(const dma_cap_mask_t *mask,
  496. dma_filter_fn fn, void *fn_param)
  497. {
  498. struct dma_device *device, *_d;
  499. struct dma_chan *chan = NULL;
  500. int err;
  501. /* Find a channel */
  502. mutex_lock(&dma_list_mutex);
  503. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  504. chan = private_candidate(mask, device, fn, fn_param);
  505. if (chan) {
  506. /* Found a suitable channel, try to grab, prep, and
  507. * return it. We first set DMA_PRIVATE to disable
  508. * balance_ref_count as this channel will not be
  509. * published in the general-purpose allocator
  510. */
  511. dma_cap_set(DMA_PRIVATE, device->cap_mask);
  512. device->privatecnt++;
  513. err = dma_chan_get(chan);
  514. if (err == -ENODEV) {
  515. pr_debug("%s: %s module removed\n",
  516. __func__, dma_chan_name(chan));
  517. list_del_rcu(&device->global_node);
  518. } else if (err)
  519. pr_debug("%s: failed to get %s: (%d)\n",
  520. __func__, dma_chan_name(chan), err);
  521. else
  522. break;
  523. if (--device->privatecnt == 0)
  524. dma_cap_clear(DMA_PRIVATE, device->cap_mask);
  525. chan = NULL;
  526. }
  527. }
  528. mutex_unlock(&dma_list_mutex);
  529. pr_debug("%s: %s (%s)\n",
  530. __func__,
  531. chan ? "success" : "fail",
  532. chan ? dma_chan_name(chan) : NULL);
  533. return chan;
  534. }
  535. EXPORT_SYMBOL_GPL(__dma_request_channel);
  536. /**
  537. * dma_request_slave_channel - try to allocate an exclusive slave channel
  538. * @dev: pointer to client device structure
  539. * @name: slave channel name
  540. *
  541. * Returns pointer to appropriate DMA channel on success or an error pointer.
  542. */
  543. struct dma_chan *dma_request_slave_channel_reason(struct device *dev,
  544. const char *name)
  545. {
  546. /* If device-tree is present get slave info from here */
  547. if (dev->of_node)
  548. return of_dma_request_slave_channel(dev->of_node, name);
  549. /* If device was enumerated by ACPI get slave info from here */
  550. if (ACPI_HANDLE(dev))
  551. return acpi_dma_request_slave_chan_by_name(dev, name);
  552. return ERR_PTR(-ENODEV);
  553. }
  554. EXPORT_SYMBOL_GPL(dma_request_slave_channel_reason);
  555. /**
  556. * dma_request_slave_channel - try to allocate an exclusive slave channel
  557. * @dev: pointer to client device structure
  558. * @name: slave channel name
  559. *
  560. * Returns pointer to appropriate DMA channel on success or NULL.
  561. */
  562. struct dma_chan *dma_request_slave_channel(struct device *dev,
  563. const char *name)
  564. {
  565. struct dma_chan *ch = dma_request_slave_channel_reason(dev, name);
  566. if (IS_ERR(ch))
  567. return NULL;
  568. return ch;
  569. }
  570. EXPORT_SYMBOL_GPL(dma_request_slave_channel);
  571. void dma_release_channel(struct dma_chan *chan)
  572. {
  573. mutex_lock(&dma_list_mutex);
  574. WARN_ONCE(chan->client_count != 1,
  575. "chan reference count %d != 1\n", chan->client_count);
  576. dma_chan_put(chan);
  577. /* drop PRIVATE cap enabled by __dma_request_channel() */
  578. if (--chan->device->privatecnt == 0)
  579. dma_cap_clear(DMA_PRIVATE, chan->device->cap_mask);
  580. mutex_unlock(&dma_list_mutex);
  581. }
  582. EXPORT_SYMBOL_GPL(dma_release_channel);
  583. /**
  584. * dmaengine_get - register interest in dma_channels
  585. */
  586. void dmaengine_get(void)
  587. {
  588. struct dma_device *device, *_d;
  589. struct dma_chan *chan;
  590. int err;
  591. mutex_lock(&dma_list_mutex);
  592. dmaengine_ref_count++;
  593. /* try to grab channels */
  594. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  595. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  596. continue;
  597. list_for_each_entry(chan, &device->channels, device_node) {
  598. err = dma_chan_get(chan);
  599. if (err == -ENODEV) {
  600. /* module removed before we could use it */
  601. list_del_rcu(&device->global_node);
  602. break;
  603. } else if (err)
  604. pr_debug("%s: failed to get %s: (%d)\n",
  605. __func__, dma_chan_name(chan), err);
  606. }
  607. }
  608. /* if this is the first reference and there were channels
  609. * waiting we need to rebalance to get those channels
  610. * incorporated into the channel table
  611. */
  612. if (dmaengine_ref_count == 1)
  613. dma_channel_rebalance();
  614. mutex_unlock(&dma_list_mutex);
  615. }
  616. EXPORT_SYMBOL(dmaengine_get);
  617. /**
  618. * dmaengine_put - let dma drivers be removed when ref_count == 0
  619. */
  620. void dmaengine_put(void)
  621. {
  622. struct dma_device *device;
  623. struct dma_chan *chan;
  624. mutex_lock(&dma_list_mutex);
  625. dmaengine_ref_count--;
  626. BUG_ON(dmaengine_ref_count < 0);
  627. /* drop channel references */
  628. list_for_each_entry(device, &dma_device_list, global_node) {
  629. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  630. continue;
  631. list_for_each_entry(chan, &device->channels, device_node)
  632. dma_chan_put(chan);
  633. }
  634. mutex_unlock(&dma_list_mutex);
  635. }
  636. EXPORT_SYMBOL(dmaengine_put);
  637. static bool device_has_all_tx_types(struct dma_device *device)
  638. {
  639. /* A device that satisfies this test has channels that will never cause
  640. * an async_tx channel switch event as all possible operation types can
  641. * be handled.
  642. */
  643. #ifdef CONFIG_ASYNC_TX_DMA
  644. if (!dma_has_cap(DMA_INTERRUPT, device->cap_mask))
  645. return false;
  646. #endif
  647. #if defined(CONFIG_ASYNC_MEMCPY) || defined(CONFIG_ASYNC_MEMCPY_MODULE)
  648. if (!dma_has_cap(DMA_MEMCPY, device->cap_mask))
  649. return false;
  650. #endif
  651. #if defined(CONFIG_ASYNC_XOR) || defined(CONFIG_ASYNC_XOR_MODULE)
  652. if (!dma_has_cap(DMA_XOR, device->cap_mask))
  653. return false;
  654. #ifndef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA
  655. if (!dma_has_cap(DMA_XOR_VAL, device->cap_mask))
  656. return false;
  657. #endif
  658. #endif
  659. #if defined(CONFIG_ASYNC_PQ) || defined(CONFIG_ASYNC_PQ_MODULE)
  660. if (!dma_has_cap(DMA_PQ, device->cap_mask))
  661. return false;
  662. #ifndef CONFIG_ASYNC_TX_DISABLE_PQ_VAL_DMA
  663. if (!dma_has_cap(DMA_PQ_VAL, device->cap_mask))
  664. return false;
  665. #endif
  666. #endif
  667. return true;
  668. }
  669. static int get_dma_id(struct dma_device *device)
  670. {
  671. int rc;
  672. mutex_lock(&dma_list_mutex);
  673. rc = idr_alloc(&dma_idr, NULL, 0, 0, GFP_KERNEL);
  674. if (rc >= 0)
  675. device->dev_id = rc;
  676. mutex_unlock(&dma_list_mutex);
  677. return rc < 0 ? rc : 0;
  678. }
  679. /**
  680. * dma_async_device_register - registers DMA devices found
  681. * @device: &dma_device
  682. */
  683. int dma_async_device_register(struct dma_device *device)
  684. {
  685. int chancnt = 0, rc;
  686. struct dma_chan* chan;
  687. atomic_t *idr_ref;
  688. if (!device)
  689. return -ENODEV;
  690. /* validate device routines */
  691. BUG_ON(dma_has_cap(DMA_MEMCPY, device->cap_mask) &&
  692. !device->device_prep_dma_memcpy);
  693. BUG_ON(dma_has_cap(DMA_XOR, device->cap_mask) &&
  694. !device->device_prep_dma_xor);
  695. BUG_ON(dma_has_cap(DMA_XOR_VAL, device->cap_mask) &&
  696. !device->device_prep_dma_xor_val);
  697. BUG_ON(dma_has_cap(DMA_PQ, device->cap_mask) &&
  698. !device->device_prep_dma_pq);
  699. BUG_ON(dma_has_cap(DMA_PQ_VAL, device->cap_mask) &&
  700. !device->device_prep_dma_pq_val);
  701. BUG_ON(dma_has_cap(DMA_INTERRUPT, device->cap_mask) &&
  702. !device->device_prep_dma_interrupt);
  703. BUG_ON(dma_has_cap(DMA_SG, device->cap_mask) &&
  704. !device->device_prep_dma_sg);
  705. BUG_ON(dma_has_cap(DMA_CYCLIC, device->cap_mask) &&
  706. !device->device_prep_dma_cyclic);
  707. BUG_ON(dma_has_cap(DMA_SLAVE, device->cap_mask) &&
  708. !device->device_control);
  709. BUG_ON(dma_has_cap(DMA_INTERLEAVE, device->cap_mask) &&
  710. !device->device_prep_interleaved_dma);
  711. BUG_ON(!device->device_alloc_chan_resources);
  712. BUG_ON(!device->device_free_chan_resources);
  713. BUG_ON(!device->device_tx_status);
  714. BUG_ON(!device->device_issue_pending);
  715. BUG_ON(!device->dev);
  716. /* note: this only matters in the
  717. * CONFIG_ASYNC_TX_ENABLE_CHANNEL_SWITCH=n case
  718. */
  719. if (device_has_all_tx_types(device))
  720. dma_cap_set(DMA_ASYNC_TX, device->cap_mask);
  721. idr_ref = kmalloc(sizeof(*idr_ref), GFP_KERNEL);
  722. if (!idr_ref)
  723. return -ENOMEM;
  724. rc = get_dma_id(device);
  725. if (rc != 0) {
  726. kfree(idr_ref);
  727. return rc;
  728. }
  729. atomic_set(idr_ref, 0);
  730. /* represent channels in sysfs. Probably want devs too */
  731. list_for_each_entry(chan, &device->channels, device_node) {
  732. rc = -ENOMEM;
  733. chan->local = alloc_percpu(typeof(*chan->local));
  734. if (chan->local == NULL)
  735. goto err_out;
  736. chan->dev = kzalloc(sizeof(*chan->dev), GFP_KERNEL);
  737. if (chan->dev == NULL) {
  738. free_percpu(chan->local);
  739. chan->local = NULL;
  740. goto err_out;
  741. }
  742. chan->chan_id = chancnt++;
  743. chan->dev->device.class = &dma_devclass;
  744. chan->dev->device.parent = device->dev;
  745. chan->dev->chan = chan;
  746. chan->dev->idr_ref = idr_ref;
  747. chan->dev->dev_id = device->dev_id;
  748. atomic_inc(idr_ref);
  749. dev_set_name(&chan->dev->device, "dma%dchan%d",
  750. device->dev_id, chan->chan_id);
  751. rc = device_register(&chan->dev->device);
  752. if (rc) {
  753. free_percpu(chan->local);
  754. chan->local = NULL;
  755. kfree(chan->dev);
  756. atomic_dec(idr_ref);
  757. goto err_out;
  758. }
  759. chan->client_count = 0;
  760. }
  761. device->chancnt = chancnt;
  762. mutex_lock(&dma_list_mutex);
  763. /* take references on public channels */
  764. if (dmaengine_ref_count && !dma_has_cap(DMA_PRIVATE, device->cap_mask))
  765. list_for_each_entry(chan, &device->channels, device_node) {
  766. /* if clients are already waiting for channels we need
  767. * to take references on their behalf
  768. */
  769. if (dma_chan_get(chan) == -ENODEV) {
  770. /* note we can only get here for the first
  771. * channel as the remaining channels are
  772. * guaranteed to get a reference
  773. */
  774. rc = -ENODEV;
  775. mutex_unlock(&dma_list_mutex);
  776. goto err_out;
  777. }
  778. }
  779. list_add_tail_rcu(&device->global_node, &dma_device_list);
  780. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  781. device->privatecnt++; /* Always private */
  782. dma_channel_rebalance();
  783. mutex_unlock(&dma_list_mutex);
  784. return 0;
  785. err_out:
  786. /* if we never registered a channel just release the idr */
  787. if (atomic_read(idr_ref) == 0) {
  788. mutex_lock(&dma_list_mutex);
  789. idr_remove(&dma_idr, device->dev_id);
  790. mutex_unlock(&dma_list_mutex);
  791. kfree(idr_ref);
  792. return rc;
  793. }
  794. list_for_each_entry(chan, &device->channels, device_node) {
  795. if (chan->local == NULL)
  796. continue;
  797. mutex_lock(&dma_list_mutex);
  798. chan->dev->chan = NULL;
  799. mutex_unlock(&dma_list_mutex);
  800. device_unregister(&chan->dev->device);
  801. free_percpu(chan->local);
  802. }
  803. return rc;
  804. }
  805. EXPORT_SYMBOL(dma_async_device_register);
  806. /**
  807. * dma_async_device_unregister - unregister a DMA device
  808. * @device: &dma_device
  809. *
  810. * This routine is called by dma driver exit routines, dmaengine holds module
  811. * references to prevent it being called while channels are in use.
  812. */
  813. void dma_async_device_unregister(struct dma_device *device)
  814. {
  815. struct dma_chan *chan;
  816. mutex_lock(&dma_list_mutex);
  817. list_del_rcu(&device->global_node);
  818. dma_channel_rebalance();
  819. mutex_unlock(&dma_list_mutex);
  820. list_for_each_entry(chan, &device->channels, device_node) {
  821. WARN_ONCE(chan->client_count,
  822. "%s called while %d clients hold a reference\n",
  823. __func__, chan->client_count);
  824. mutex_lock(&dma_list_mutex);
  825. chan->dev->chan = NULL;
  826. mutex_unlock(&dma_list_mutex);
  827. device_unregister(&chan->dev->device);
  828. free_percpu(chan->local);
  829. }
  830. }
  831. EXPORT_SYMBOL(dma_async_device_unregister);
  832. struct dmaengine_unmap_pool {
  833. struct kmem_cache *cache;
  834. const char *name;
  835. mempool_t *pool;
  836. size_t size;
  837. };
  838. #define __UNMAP_POOL(x) { .size = x, .name = "dmaengine-unmap-" __stringify(x) }
  839. static struct dmaengine_unmap_pool unmap_pool[] = {
  840. __UNMAP_POOL(2),
  841. #if IS_ENABLED(CONFIG_DMA_ENGINE_RAID)
  842. __UNMAP_POOL(16),
  843. __UNMAP_POOL(128),
  844. __UNMAP_POOL(256),
  845. #endif
  846. };
  847. static struct dmaengine_unmap_pool *__get_unmap_pool(int nr)
  848. {
  849. int order = get_count_order(nr);
  850. switch (order) {
  851. case 0 ... 1:
  852. return &unmap_pool[0];
  853. case 2 ... 4:
  854. return &unmap_pool[1];
  855. case 5 ... 7:
  856. return &unmap_pool[2];
  857. case 8:
  858. return &unmap_pool[3];
  859. default:
  860. BUG();
  861. return NULL;
  862. }
  863. }
  864. static void dmaengine_unmap(struct kref *kref)
  865. {
  866. struct dmaengine_unmap_data *unmap = container_of(kref, typeof(*unmap), kref);
  867. struct device *dev = unmap->dev;
  868. int cnt, i;
  869. cnt = unmap->to_cnt;
  870. for (i = 0; i < cnt; i++)
  871. dma_unmap_page(dev, unmap->addr[i], unmap->len,
  872. DMA_TO_DEVICE);
  873. cnt += unmap->from_cnt;
  874. for (; i < cnt; i++)
  875. dma_unmap_page(dev, unmap->addr[i], unmap->len,
  876. DMA_FROM_DEVICE);
  877. cnt += unmap->bidi_cnt;
  878. for (; i < cnt; i++) {
  879. if (unmap->addr[i] == 0)
  880. continue;
  881. dma_unmap_page(dev, unmap->addr[i], unmap->len,
  882. DMA_BIDIRECTIONAL);
  883. }
  884. cnt = unmap->map_cnt;
  885. mempool_free(unmap, __get_unmap_pool(cnt)->pool);
  886. }
  887. void dmaengine_unmap_put(struct dmaengine_unmap_data *unmap)
  888. {
  889. if (unmap)
  890. kref_put(&unmap->kref, dmaengine_unmap);
  891. }
  892. EXPORT_SYMBOL_GPL(dmaengine_unmap_put);
  893. static void dmaengine_destroy_unmap_pool(void)
  894. {
  895. int i;
  896. for (i = 0; i < ARRAY_SIZE(unmap_pool); i++) {
  897. struct dmaengine_unmap_pool *p = &unmap_pool[i];
  898. if (p->pool)
  899. mempool_destroy(p->pool);
  900. p->pool = NULL;
  901. if (p->cache)
  902. kmem_cache_destroy(p->cache);
  903. p->cache = NULL;
  904. }
  905. }
  906. static int __init dmaengine_init_unmap_pool(void)
  907. {
  908. int i;
  909. for (i = 0; i < ARRAY_SIZE(unmap_pool); i++) {
  910. struct dmaengine_unmap_pool *p = &unmap_pool[i];
  911. size_t size;
  912. size = sizeof(struct dmaengine_unmap_data) +
  913. sizeof(dma_addr_t) * p->size;
  914. p->cache = kmem_cache_create(p->name, size, 0,
  915. SLAB_HWCACHE_ALIGN, NULL);
  916. if (!p->cache)
  917. break;
  918. p->pool = mempool_create_slab_pool(1, p->cache);
  919. if (!p->pool)
  920. break;
  921. }
  922. if (i == ARRAY_SIZE(unmap_pool))
  923. return 0;
  924. dmaengine_destroy_unmap_pool();
  925. return -ENOMEM;
  926. }
  927. struct dmaengine_unmap_data *
  928. dmaengine_get_unmap_data(struct device *dev, int nr, gfp_t flags)
  929. {
  930. struct dmaengine_unmap_data *unmap;
  931. unmap = mempool_alloc(__get_unmap_pool(nr)->pool, flags);
  932. if (!unmap)
  933. return NULL;
  934. memset(unmap, 0, sizeof(*unmap));
  935. kref_init(&unmap->kref);
  936. unmap->dev = dev;
  937. unmap->map_cnt = nr;
  938. return unmap;
  939. }
  940. EXPORT_SYMBOL(dmaengine_get_unmap_data);
  941. void dma_async_tx_descriptor_init(struct dma_async_tx_descriptor *tx,
  942. struct dma_chan *chan)
  943. {
  944. tx->chan = chan;
  945. #ifdef CONFIG_ASYNC_TX_ENABLE_CHANNEL_SWITCH
  946. spin_lock_init(&tx->lock);
  947. #endif
  948. }
  949. EXPORT_SYMBOL(dma_async_tx_descriptor_init);
  950. /* dma_wait_for_async_tx - spin wait for a transaction to complete
  951. * @tx: in-flight transaction to wait on
  952. */
  953. enum dma_status
  954. dma_wait_for_async_tx(struct dma_async_tx_descriptor *tx)
  955. {
  956. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  957. if (!tx)
  958. return DMA_COMPLETE;
  959. while (tx->cookie == -EBUSY) {
  960. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  961. pr_err("%s timeout waiting for descriptor submission\n",
  962. __func__);
  963. return DMA_ERROR;
  964. }
  965. cpu_relax();
  966. }
  967. return dma_sync_wait(tx->chan, tx->cookie);
  968. }
  969. EXPORT_SYMBOL_GPL(dma_wait_for_async_tx);
  970. /* dma_run_dependencies - helper routine for dma drivers to process
  971. * (start) dependent operations on their target channel
  972. * @tx: transaction with dependencies
  973. */
  974. void dma_run_dependencies(struct dma_async_tx_descriptor *tx)
  975. {
  976. struct dma_async_tx_descriptor *dep = txd_next(tx);
  977. struct dma_async_tx_descriptor *dep_next;
  978. struct dma_chan *chan;
  979. if (!dep)
  980. return;
  981. /* we'll submit tx->next now, so clear the link */
  982. txd_clear_next(tx);
  983. chan = dep->chan;
  984. /* keep submitting up until a channel switch is detected
  985. * in that case we will be called again as a result of
  986. * processing the interrupt from async_tx_channel_switch
  987. */
  988. for (; dep; dep = dep_next) {
  989. txd_lock(dep);
  990. txd_clear_parent(dep);
  991. dep_next = txd_next(dep);
  992. if (dep_next && dep_next->chan == chan)
  993. txd_clear_next(dep); /* ->next will be submitted */
  994. else
  995. dep_next = NULL; /* submit current dep and terminate */
  996. txd_unlock(dep);
  997. dep->tx_submit(dep);
  998. }
  999. chan->device->device_issue_pending(chan);
  1000. }
  1001. EXPORT_SYMBOL_GPL(dma_run_dependencies);
  1002. static int __init dma_bus_init(void)
  1003. {
  1004. int err = dmaengine_init_unmap_pool();
  1005. if (err)
  1006. return err;
  1007. return class_register(&dma_devclass);
  1008. }
  1009. arch_initcall(dma_bus_init);