cpuidle-zynq.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /*
  2. * Copyright (C) 2012-2013 Xilinx
  3. *
  4. * CPU idle support for Xilinx Zynq
  5. *
  6. * based on arch/arm/mach-at91/cpuidle.c
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms and conditions of the GNU General Public License,
  10. * version 2, as published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program. If not, see <http://www.gnu.org/licenses/>.
  19. *
  20. * The cpu idle uses wait-for-interrupt and RAM self refresh in order
  21. * to implement two idle states -
  22. * #1 wait-for-interrupt
  23. * #2 wait-for-interrupt and RAM self refresh
  24. *
  25. * Maintainer: Michal Simek <michal.simek@xilinx.com>
  26. */
  27. #include <linux/init.h>
  28. #include <linux/cpuidle.h>
  29. #include <linux/platform_device.h>
  30. #include <asm/proc-fns.h>
  31. #include <asm/cpuidle.h>
  32. #define ZYNQ_MAX_STATES 2
  33. /* Actual code that puts the SoC in different idle states */
  34. static int zynq_enter_idle(struct cpuidle_device *dev,
  35. struct cpuidle_driver *drv, int index)
  36. {
  37. /* Add code for DDR self refresh start */
  38. cpu_do_idle();
  39. return index;
  40. }
  41. static struct cpuidle_driver zynq_idle_driver = {
  42. .name = "zynq_idle",
  43. .owner = THIS_MODULE,
  44. .states = {
  45. ARM_CPUIDLE_WFI_STATE,
  46. {
  47. .enter = zynq_enter_idle,
  48. .exit_latency = 10,
  49. .target_residency = 10000,
  50. .flags = CPUIDLE_FLAG_TIME_VALID,
  51. .name = "RAM_SR",
  52. .desc = "WFI and RAM Self Refresh",
  53. },
  54. },
  55. .safe_state_index = 0,
  56. .state_count = ZYNQ_MAX_STATES,
  57. };
  58. /* Initialize CPU idle by registering the idle states */
  59. static int zynq_cpuidle_probe(struct platform_device *pdev)
  60. {
  61. pr_info("Xilinx Zynq CpuIdle Driver started\n");
  62. return cpuidle_register(&zynq_idle_driver, NULL);
  63. }
  64. static struct platform_driver zynq_cpuidle_driver = {
  65. .driver = {
  66. .name = "cpuidle-zynq",
  67. .owner = THIS_MODULE,
  68. },
  69. .probe = zynq_cpuidle_probe,
  70. };
  71. module_platform_driver(zynq_cpuidle_driver);