amdgpu_sched.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * Copyright 2015 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. *
  23. */
  24. #include <linux/kthread.h>
  25. #include <linux/wait.h>
  26. #include <linux/sched.h>
  27. #include <drm/drmP.h>
  28. #include "amdgpu.h"
  29. static int amdgpu_sched_prepare_job(struct amd_gpu_scheduler *sched,
  30. struct amd_context_entity *c_entity,
  31. void *job)
  32. {
  33. int r = 0;
  34. struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
  35. if (sched_job->prepare_job)
  36. r = sched_job->prepare_job(sched_job);
  37. if (r) {
  38. DRM_ERROR("Prepare job error\n");
  39. schedule_work(&sched_job->job_work);
  40. }
  41. return r;
  42. }
  43. static void amdgpu_sched_run_job(struct amd_gpu_scheduler *sched,
  44. struct amd_context_entity *c_entity,
  45. void *job)
  46. {
  47. int r = 0;
  48. struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
  49. mutex_lock(&sched_job->job_lock);
  50. r = amdgpu_ib_schedule(sched_job->adev,
  51. sched_job->num_ibs,
  52. sched_job->ibs,
  53. sched_job->filp);
  54. if (r)
  55. goto err;
  56. if (sched_job->run_job) {
  57. r = sched_job->run_job(sched_job);
  58. if (r)
  59. goto err;
  60. }
  61. atomic64_set(&c_entity->last_emitted_v_seq,
  62. sched_job->ibs[sched_job->num_ibs - 1].sequence);
  63. wake_up_all(&c_entity->wait_emit);
  64. mutex_unlock(&sched_job->job_lock);
  65. return;
  66. err:
  67. DRM_ERROR("Run job error\n");
  68. mutex_unlock(&sched_job->job_lock);
  69. schedule_work(&sched_job->job_work);
  70. }
  71. static void amdgpu_sched_process_job(struct amd_gpu_scheduler *sched, void *job)
  72. {
  73. struct amdgpu_cs_parser *sched_job = NULL;
  74. struct amdgpu_fence *fence = NULL;
  75. struct amdgpu_ring *ring = NULL;
  76. struct amdgpu_device *adev = NULL;
  77. struct amd_context_entity *c_entity = NULL;
  78. if (!job)
  79. return;
  80. sched_job = (struct amdgpu_cs_parser *)job;
  81. fence = sched_job->ibs[sched_job->num_ibs - 1].fence;
  82. if (!fence)
  83. return;
  84. ring = fence->ring;
  85. adev = ring->adev;
  86. /* wake up users waiting for time stamp */
  87. wake_up_all(&c_entity->wait_queue);
  88. schedule_work(&sched_job->job_work);
  89. }
  90. struct amd_sched_backend_ops amdgpu_sched_ops = {
  91. .prepare_job = amdgpu_sched_prepare_job,
  92. .run_job = amdgpu_sched_run_job,
  93. .process_job = amdgpu_sched_process_job
  94. };
  95. int amdgpu_sched_ib_submit_kernel_helper(struct amdgpu_device *adev,
  96. struct amdgpu_ring *ring,
  97. struct amdgpu_ib *ibs,
  98. unsigned num_ibs,
  99. int (*free_job)(struct amdgpu_cs_parser *),
  100. void *owner,
  101. struct fence **f)
  102. {
  103. int r = 0;
  104. if (amdgpu_enable_scheduler) {
  105. uint64_t v_seq;
  106. struct amdgpu_cs_parser *sched_job =
  107. amdgpu_cs_parser_create(adev,
  108. owner,
  109. adev->kernel_ctx,
  110. ibs, 1);
  111. if(!sched_job) {
  112. return -ENOMEM;
  113. }
  114. sched_job->free_job = free_job;
  115. v_seq = atomic64_inc_return(&adev->kernel_ctx->rings[ring->idx].c_entity.last_queued_v_seq);
  116. ibs[num_ibs - 1].sequence = v_seq;
  117. amd_sched_push_job(ring->scheduler,
  118. &adev->kernel_ctx->rings[ring->idx].c_entity,
  119. sched_job);
  120. r = amd_sched_wait_emit(
  121. &adev->kernel_ctx->rings[ring->idx].c_entity,
  122. v_seq,
  123. false,
  124. -1);
  125. if (r)
  126. WARN(true, "emit timeout\n");
  127. } else
  128. r = amdgpu_ib_schedule(adev, 1, ibs, owner);
  129. if (r)
  130. return r;
  131. *f = &ibs[num_ibs - 1].fence->base;
  132. return 0;
  133. }