amdgpu_job.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220
  1. /*
  2. * Copyright 2015 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. *
  23. */
  24. #include <linux/kthread.h>
  25. #include <linux/wait.h>
  26. #include <linux/sched.h>
  27. #include <drm/drmP.h>
  28. #include "amdgpu.h"
  29. #include "amdgpu_trace.h"
  30. static void amdgpu_job_timedout(struct amd_sched_job *s_job)
  31. {
  32. struct amdgpu_job *job = container_of(s_job, struct amdgpu_job, base);
  33. DRM_ERROR("ring %s timeout, last signaled seq=%u, last emitted seq=%u\n",
  34. job->base.sched->name,
  35. atomic_read(&job->ring->fence_drv.last_seq),
  36. job->ring->fence_drv.sync_seq);
  37. if (amdgpu_sriov_vf(job->adev))
  38. amdgpu_sriov_gpu_reset(job->adev, job);
  39. else
  40. amdgpu_gpu_reset(job->adev);
  41. }
  42. int amdgpu_job_alloc(struct amdgpu_device *adev, unsigned num_ibs,
  43. struct amdgpu_job **job, struct amdgpu_vm *vm)
  44. {
  45. size_t size = sizeof(struct amdgpu_job);
  46. if (num_ibs == 0)
  47. return -EINVAL;
  48. size += sizeof(struct amdgpu_ib) * num_ibs;
  49. *job = kzalloc(size, GFP_KERNEL);
  50. if (!*job)
  51. return -ENOMEM;
  52. (*job)->adev = adev;
  53. (*job)->vm = vm;
  54. (*job)->ibs = (void *)&(*job)[1];
  55. (*job)->num_ibs = num_ibs;
  56. (*job)->vram_lost_counter = atomic_read(&adev->vram_lost_counter);
  57. amdgpu_sync_create(&(*job)->sync);
  58. amdgpu_sync_create(&(*job)->dep_sync);
  59. amdgpu_sync_create(&(*job)->sched_sync);
  60. return 0;
  61. }
  62. int amdgpu_job_alloc_with_ib(struct amdgpu_device *adev, unsigned size,
  63. struct amdgpu_job **job)
  64. {
  65. int r;
  66. r = amdgpu_job_alloc(adev, 1, job, NULL);
  67. if (r)
  68. return r;
  69. r = amdgpu_ib_get(adev, NULL, size, &(*job)->ibs[0]);
  70. if (r)
  71. kfree(*job);
  72. else
  73. (*job)->vm_pd_addr = adev->gart.table_addr;
  74. return r;
  75. }
  76. void amdgpu_job_free_resources(struct amdgpu_job *job)
  77. {
  78. struct dma_fence *f;
  79. unsigned i;
  80. /* use sched fence if available */
  81. f = job->base.s_fence ? &job->base.s_fence->finished : job->fence;
  82. for (i = 0; i < job->num_ibs; ++i)
  83. amdgpu_ib_free(job->adev, &job->ibs[i], f);
  84. }
  85. static void amdgpu_job_free_cb(struct amd_sched_job *s_job)
  86. {
  87. struct amdgpu_job *job = container_of(s_job, struct amdgpu_job, base);
  88. amdgpu_ring_priority_put(job->ring, amd_sched_get_job_priority(s_job));
  89. dma_fence_put(job->fence);
  90. amdgpu_sync_free(&job->sync);
  91. amdgpu_sync_free(&job->dep_sync);
  92. amdgpu_sync_free(&job->sched_sync);
  93. kfree(job);
  94. }
  95. void amdgpu_job_free(struct amdgpu_job *job)
  96. {
  97. amdgpu_job_free_resources(job);
  98. dma_fence_put(job->fence);
  99. amdgpu_sync_free(&job->sync);
  100. amdgpu_sync_free(&job->dep_sync);
  101. amdgpu_sync_free(&job->sched_sync);
  102. kfree(job);
  103. }
  104. int amdgpu_job_submit(struct amdgpu_job *job, struct amdgpu_ring *ring,
  105. struct amd_sched_entity *entity, void *owner,
  106. struct dma_fence **f)
  107. {
  108. int r;
  109. job->ring = ring;
  110. if (!f)
  111. return -EINVAL;
  112. r = amd_sched_job_init(&job->base, &ring->sched, entity, owner);
  113. if (r)
  114. return r;
  115. job->owner = owner;
  116. job->fence_ctx = entity->fence_context;
  117. *f = dma_fence_get(&job->base.s_fence->finished);
  118. amdgpu_job_free_resources(job);
  119. amdgpu_ring_priority_get(job->ring,
  120. amd_sched_get_job_priority(&job->base));
  121. amd_sched_entity_push_job(&job->base);
  122. return 0;
  123. }
  124. static struct dma_fence *amdgpu_job_dependency(struct amd_sched_job *sched_job)
  125. {
  126. struct amdgpu_job *job = to_amdgpu_job(sched_job);
  127. struct amdgpu_vm *vm = job->vm;
  128. struct dma_fence *fence = amdgpu_sync_get_fence(&job->dep_sync);
  129. int r;
  130. if (amd_sched_dependency_optimized(fence, sched_job->s_entity)) {
  131. r = amdgpu_sync_fence(job->adev, &job->sched_sync, fence);
  132. if (r)
  133. DRM_ERROR("Error adding fence to sync (%d)\n", r);
  134. }
  135. if (!fence)
  136. fence = amdgpu_sync_get_fence(&job->sync);
  137. while (fence == NULL && vm && !job->vm_id) {
  138. struct amdgpu_ring *ring = job->ring;
  139. r = amdgpu_vm_grab_id(vm, ring, &job->sync,
  140. &job->base.s_fence->finished,
  141. job);
  142. if (r)
  143. DRM_ERROR("Error getting VM ID (%d)\n", r);
  144. fence = amdgpu_sync_get_fence(&job->sync);
  145. }
  146. return fence;
  147. }
  148. static struct dma_fence *amdgpu_job_run(struct amd_sched_job *sched_job)
  149. {
  150. struct dma_fence *fence = NULL;
  151. struct amdgpu_device *adev;
  152. struct amdgpu_job *job;
  153. int r;
  154. if (!sched_job) {
  155. DRM_ERROR("job is null\n");
  156. return NULL;
  157. }
  158. job = to_amdgpu_job(sched_job);
  159. adev = job->adev;
  160. BUG_ON(amdgpu_sync_peek_fence(&job->sync, NULL));
  161. trace_amdgpu_sched_run_job(job);
  162. /* skip ib schedule when vram is lost */
  163. if (job->vram_lost_counter != atomic_read(&adev->vram_lost_counter)) {
  164. DRM_ERROR("Skip scheduling IBs!\n");
  165. } else {
  166. r = amdgpu_ib_schedule(job->ring, job->num_ibs, job->ibs, job,
  167. &fence);
  168. if (r)
  169. DRM_ERROR("Error scheduling IBs (%d)\n", r);
  170. }
  171. /* if gpu reset, hw fence will be replaced here */
  172. dma_fence_put(job->fence);
  173. job->fence = dma_fence_get(fence);
  174. amdgpu_job_free_resources(job);
  175. return fence;
  176. }
  177. const struct amd_sched_backend_ops amdgpu_sched_ops = {
  178. .dependency = amdgpu_job_dependency,
  179. .run_job = amdgpu_job_run,
  180. .timedout_job = amdgpu_job_timedout,
  181. .free_job = amdgpu_job_free_cb
  182. };