| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /* Copyright (c) 2018 Intel Corporation */
- #ifndef _IGC_HW_H_
- #define _IGC_HW_H_
- #include <linux/types.h>
- #include <linux/if_ether.h>
- #include "igc_regs.h"
- #include "igc_defines.h"
- #include "igc_mac.h"
- #include "igc_i225.h"
- #include "igc_base.h"
- #define IGC_DEV_ID_I225_LM 0x15F2
- #define IGC_DEV_ID_I225_V 0x15F3
- /* Function pointers for the MAC. */
- struct igc_mac_operations {
- };
- enum igc_mac_type {
- igc_undefined = 0,
- igc_i225,
- igc_num_macs /* List is 1-based, so subtract 1 for true count. */
- };
- enum igc_phy_type {
- igc_phy_unknown = 0,
- igc_phy_none,
- igc_phy_i225,
- };
- struct igc_mac_info {
- struct igc_mac_operations ops;
- u8 addr[ETH_ALEN];
- u8 perm_addr[ETH_ALEN];
- enum igc_mac_type type;
- u32 collision_delta;
- u32 ledctl_default;
- u32 ledctl_mode1;
- u32 ledctl_mode2;
- u32 mc_filter_type;
- u32 tx_packet_delta;
- u32 txcw;
- u16 mta_reg_count;
- u16 uta_reg_count;
- u16 rar_entry_count;
- u8 forced_speed_duplex;
- bool adaptive_ifs;
- bool has_fwsm;
- bool arc_subsystem_valid;
- bool autoneg;
- bool autoneg_failed;
- bool get_link_status;
- };
- struct igc_bus_info {
- u16 func;
- u16 pci_cmd_word;
- };
- struct igc_hw {
- void *back;
- u8 __iomem *hw_addr;
- unsigned long io_base;
- struct igc_mac_info mac;
- struct igc_bus_info bus;
- u16 device_id;
- u16 subsystem_vendor_id;
- u16 subsystem_device_id;
- u16 vendor_id;
- u8 revision_id;
- };
- /* Statistics counters collected by the MAC */
- struct igc_hw_stats {
- u64 crcerrs;
- u64 algnerrc;
- u64 symerrs;
- u64 rxerrc;
- u64 mpc;
- u64 scc;
- u64 ecol;
- u64 mcc;
- u64 latecol;
- u64 colc;
- u64 dc;
- u64 tncrs;
- u64 sec;
- u64 cexterr;
- u64 rlec;
- u64 xonrxc;
- u64 xontxc;
- u64 xoffrxc;
- u64 xofftxc;
- u64 fcruc;
- u64 prc64;
- u64 prc127;
- u64 prc255;
- u64 prc511;
- u64 prc1023;
- u64 prc1522;
- u64 gprc;
- u64 bprc;
- u64 mprc;
- u64 gptc;
- u64 gorc;
- u64 gotc;
- u64 rnbc;
- u64 ruc;
- u64 rfc;
- u64 roc;
- u64 rjc;
- u64 mgprc;
- u64 mgpdc;
- u64 mgptc;
- u64 tor;
- u64 tot;
- u64 tpr;
- u64 tpt;
- u64 ptc64;
- u64 ptc127;
- u64 ptc255;
- u64 ptc511;
- u64 ptc1023;
- u64 ptc1522;
- u64 mptc;
- u64 bptc;
- u64 tsctc;
- u64 tsctfc;
- u64 iac;
- u64 icrxptc;
- u64 icrxatc;
- u64 ictxptc;
- u64 ictxatc;
- u64 ictxqec;
- u64 ictxqmtc;
- u64 icrxdmtc;
- u64 icrxoc;
- u64 cbtmpc;
- u64 htdpmc;
- u64 cbrdpc;
- u64 cbrmpc;
- u64 rpthc;
- u64 hgptc;
- u64 htcbdpc;
- u64 hgorc;
- u64 hgotc;
- u64 lenerrs;
- u64 scvpc;
- u64 hrmpc;
- u64 doosync;
- u64 o2bgptc;
- u64 o2bspc;
- u64 b2ospc;
- u64 b2ogprc;
- };
- s32 igc_read_pcie_cap_reg(struct igc_hw *hw, u32 reg, u16 *value);
- s32 igc_write_pcie_cap_reg(struct igc_hw *hw, u32 reg, u16 *value);
- void igc_read_pci_cfg(struct igc_hw *hw, u32 reg, u16 *value);
- void igc_write_pci_cfg(struct igc_hw *hw, u32 reg, u16 *value);
- #endif /* _IGC_HW_H_ */
|
