ice_hw_autogen.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /* Copyright (c) 2018, Intel Corporation. */
  3. /* Machine-generated file */
  4. #ifndef _ICE_HW_AUTOGEN_H_
  5. #define _ICE_HW_AUTOGEN_H_
  6. #define QTX_COMM_DBELL(_DBQM) (0x002C0000 + ((_DBQM) * 4))
  7. #define PF_FW_ARQBAH 0x00080180
  8. #define PF_FW_ARQBAL 0x00080080
  9. #define PF_FW_ARQH 0x00080380
  10. #define PF_FW_ARQH_ARQH_M ICE_M(0x3FF, 0)
  11. #define PF_FW_ARQLEN 0x00080280
  12. #define PF_FW_ARQLEN_ARQLEN_M ICE_M(0x3FF, 0)
  13. #define PF_FW_ARQLEN_ARQVFE_M BIT(28)
  14. #define PF_FW_ARQLEN_ARQOVFL_M BIT(29)
  15. #define PF_FW_ARQLEN_ARQCRIT_M BIT(30)
  16. #define PF_FW_ARQLEN_ARQENABLE_M BIT(31)
  17. #define PF_FW_ARQT 0x00080480
  18. #define PF_FW_ATQBAH 0x00080100
  19. #define PF_FW_ATQBAL 0x00080000
  20. #define PF_FW_ATQH 0x00080300
  21. #define PF_FW_ATQH_ATQH_M ICE_M(0x3FF, 0)
  22. #define PF_FW_ATQLEN 0x00080200
  23. #define PF_FW_ATQLEN_ATQLEN_M ICE_M(0x3FF, 0)
  24. #define PF_FW_ATQLEN_ATQVFE_M BIT(28)
  25. #define PF_FW_ATQLEN_ATQOVFL_M BIT(29)
  26. #define PF_FW_ATQLEN_ATQCRIT_M BIT(30)
  27. #define PF_FW_ATQLEN_ATQENABLE_M BIT(31)
  28. #define PF_FW_ATQT 0x00080400
  29. #define PF_MBX_ARQBAH 0x0022E400
  30. #define PF_MBX_ARQBAL 0x0022E380
  31. #define PF_MBX_ARQH 0x0022E500
  32. #define PF_MBX_ARQH_ARQH_M ICE_M(0x3FF, 0)
  33. #define PF_MBX_ARQLEN 0x0022E480
  34. #define PF_MBX_ARQLEN_ARQLEN_M ICE_M(0x3FF, 0)
  35. #define PF_MBX_ARQLEN_ARQENABLE_M BIT(31)
  36. #define PF_MBX_ARQT 0x0022E580
  37. #define PF_MBX_ATQBAH 0x0022E180
  38. #define PF_MBX_ATQBAL 0x0022E100
  39. #define PF_MBX_ATQH 0x0022E280
  40. #define PF_MBX_ATQH_ATQH_M ICE_M(0x3FF, 0)
  41. #define PF_MBX_ATQLEN 0x0022E200
  42. #define PF_MBX_ATQLEN_ATQLEN_M ICE_M(0x3FF, 0)
  43. #define PF_MBX_ATQLEN_ATQENABLE_M BIT(31)
  44. #define PF_MBX_ATQT 0x0022E300
  45. #define GLFLXP_RXDID_FLAGS(_i, _j) (0x0045D000 + ((_i) * 4 + (_j) * 256))
  46. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_S 0
  47. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_M ICE_M(0x3F, 0)
  48. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_1_S 8
  49. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_1_M ICE_M(0x3F, 8)
  50. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_2_S 16
  51. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_2_M ICE_M(0x3F, 16)
  52. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_3_S 24
  53. #define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_3_M ICE_M(0x3F, 24)
  54. #define GLFLXP_RXDID_FLX_WRD_0(_i) (0x0045c800 + ((_i) * 4))
  55. #define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_S 0
  56. #define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_M ICE_M(0xFF, 0)
  57. #define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_S 30
  58. #define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_M ICE_M(0x3, 30)
  59. #define GLFLXP_RXDID_FLX_WRD_1(_i) (0x0045c900 + ((_i) * 4))
  60. #define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_S 0
  61. #define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_M ICE_M(0xFF, 0)
  62. #define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_S 30
  63. #define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_M ICE_M(0x3, 30)
  64. #define GLFLXP_RXDID_FLX_WRD_2(_i) (0x0045ca00 + ((_i) * 4))
  65. #define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_S 0
  66. #define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_M ICE_M(0xFF, 0)
  67. #define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_S 30
  68. #define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_M ICE_M(0x3, 30)
  69. #define GLFLXP_RXDID_FLX_WRD_3(_i) (0x0045cb00 + ((_i) * 4))
  70. #define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_S 0
  71. #define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_M ICE_M(0xFF, 0)
  72. #define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_S 30
  73. #define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_M ICE_M(0x3, 30)
  74. #define QRXFLXP_CNTXT(_QRX) (0x00480000 + ((_QRX) * 4))
  75. #define QRXFLXP_CNTXT_RXDID_IDX_S 0
  76. #define QRXFLXP_CNTXT_RXDID_IDX_M ICE_M(0x3F, 0)
  77. #define QRXFLXP_CNTXT_RXDID_PRIO_S 8
  78. #define QRXFLXP_CNTXT_RXDID_PRIO_M ICE_M(0x7, 8)
  79. #define GLGEN_RSTAT 0x000B8188
  80. #define GLGEN_RSTAT_DEVSTATE_M ICE_M(0x3, 0)
  81. #define GLGEN_RSTCTL 0x000B8180
  82. #define GLGEN_RSTCTL_GRSTDEL_S 0
  83. #define GLGEN_RSTCTL_GRSTDEL_M ICE_M(0x3F, GLGEN_RSTCTL_GRSTDEL_S)
  84. #define GLGEN_RSTAT_RESET_TYPE_S 2
  85. #define GLGEN_RSTAT_RESET_TYPE_M ICE_M(0x3, 2)
  86. #define GLGEN_RTRIG 0x000B8190
  87. #define GLGEN_RTRIG_CORER_M BIT(0)
  88. #define GLGEN_RTRIG_GLOBR_M BIT(1)
  89. #define GLGEN_STAT 0x000B612C
  90. #define GLGEN_VFLRSTAT(_i) (0x00093A04 + ((_i) * 4))
  91. #define PFGEN_CTRL 0x00091000
  92. #define PFGEN_CTRL_PFSWR_M BIT(0)
  93. #define PFGEN_STATE 0x00088000
  94. #define PRTGEN_STATUS 0x000B8100
  95. #define VFGEN_RSTAT(_VF) (0x00074000 + ((_VF) * 4))
  96. #define VPGEN_VFRSTAT(_VF) (0x00090800 + ((_VF) * 4))
  97. #define VPGEN_VFRSTAT_VFRD_M BIT(0)
  98. #define VPGEN_VFRTRIG(_VF) (0x00090000 + ((_VF) * 4))
  99. #define VPGEN_VFRTRIG_VFSWR_M BIT(0)
  100. #define PFHMC_ERRORDATA 0x00520500
  101. #define PFHMC_ERRORINFO 0x00520400
  102. #define GLINT_DYN_CTL(_INT) (0x00160000 + ((_INT) * 4))
  103. #define GLINT_DYN_CTL_INTENA_M BIT(0)
  104. #define GLINT_DYN_CTL_CLEARPBA_M BIT(1)
  105. #define GLINT_DYN_CTL_SWINT_TRIG_M BIT(2)
  106. #define GLINT_DYN_CTL_ITR_INDX_S 3
  107. #define GLINT_DYN_CTL_SW_ITR_INDX_M ICE_M(0x3, 25)
  108. #define GLINT_DYN_CTL_INTENA_MSK_M BIT(31)
  109. #define GLINT_ITR(_i, _INT) (0x00154000 + ((_i) * 8192 + (_INT) * 4))
  110. #define GLINT_RATE(_INT) (0x0015A000 + ((_INT) * 4))
  111. #define GLINT_RATE_INTRL_ENA_M BIT(6)
  112. #define GLINT_VECT2FUNC(_INT) (0x00162000 + ((_INT) * 4))
  113. #define GLINT_VECT2FUNC_VF_NUM_S 0
  114. #define GLINT_VECT2FUNC_VF_NUM_M ICE_M(0xFF, 0)
  115. #define GLINT_VECT2FUNC_PF_NUM_S 12
  116. #define GLINT_VECT2FUNC_PF_NUM_M ICE_M(0x7, 12)
  117. #define GLINT_VECT2FUNC_IS_PF_S 16
  118. #define GLINT_VECT2FUNC_IS_PF_M BIT(16)
  119. #define PFINT_FW_CTL 0x0016C800
  120. #define PFINT_FW_CTL_MSIX_INDX_M ICE_M(0x7FF, 0)
  121. #define PFINT_FW_CTL_ITR_INDX_S 11
  122. #define PFINT_FW_CTL_ITR_INDX_M ICE_M(0x3, 11)
  123. #define PFINT_FW_CTL_CAUSE_ENA_M BIT(30)
  124. #define PFINT_MBX_CTL 0x0016B280
  125. #define PFINT_MBX_CTL_MSIX_INDX_M ICE_M(0x7FF, 0)
  126. #define PFINT_MBX_CTL_ITR_INDX_S 11
  127. #define PFINT_MBX_CTL_ITR_INDX_M ICE_M(0x3, 11)
  128. #define PFINT_MBX_CTL_CAUSE_ENA_M BIT(30)
  129. #define PFINT_OICR 0x0016CA00
  130. #define PFINT_OICR_ECC_ERR_M BIT(16)
  131. #define PFINT_OICR_MAL_DETECT_M BIT(19)
  132. #define PFINT_OICR_GRST_M BIT(20)
  133. #define PFINT_OICR_PCI_EXCEPTION_M BIT(21)
  134. #define PFINT_OICR_HMC_ERR_M BIT(26)
  135. #define PFINT_OICR_PE_CRITERR_M BIT(28)
  136. #define PFINT_OICR_VFLR_M BIT(29)
  137. #define PFINT_OICR_CTL 0x0016CA80
  138. #define PFINT_OICR_CTL_MSIX_INDX_M ICE_M(0x7FF, 0)
  139. #define PFINT_OICR_CTL_ITR_INDX_S 11
  140. #define PFINT_OICR_CTL_ITR_INDX_M ICE_M(0x3, 11)
  141. #define PFINT_OICR_CTL_CAUSE_ENA_M BIT(30)
  142. #define PFINT_OICR_ENA 0x0016C900
  143. #define QINT_RQCTL(_QRX) (0x00150000 + ((_QRX) * 4))
  144. #define QINT_RQCTL_MSIX_INDX_S 0
  145. #define QINT_RQCTL_ITR_INDX_S 11
  146. #define QINT_RQCTL_CAUSE_ENA_M BIT(30)
  147. #define QINT_TQCTL(_DBQM) (0x00140000 + ((_DBQM) * 4))
  148. #define QINT_TQCTL_MSIX_INDX_S 0
  149. #define QINT_TQCTL_ITR_INDX_S 11
  150. #define QINT_TQCTL_CAUSE_ENA_M BIT(30)
  151. #define VPINT_ALLOC(_VF) (0x001D1000 + ((_VF) * 4))
  152. #define VPINT_ALLOC_FIRST_S 0
  153. #define VPINT_ALLOC_FIRST_M ICE_M(0x7FF, 0)
  154. #define VPINT_ALLOC_LAST_S 12
  155. #define VPINT_ALLOC_LAST_M ICE_M(0x7FF, 12)
  156. #define VPINT_ALLOC_VALID_M BIT(31)
  157. #define QRX_CONTEXT(_i, _QRX) (0x00280000 + ((_i) * 8192 + (_QRX) * 4))
  158. #define QRX_CTRL(_QRX) (0x00120000 + ((_QRX) * 4))
  159. #define QRX_CTRL_MAX_INDEX 2047
  160. #define QRX_CTRL_QENA_REQ_S 0
  161. #define QRX_CTRL_QENA_REQ_M BIT(0)
  162. #define QRX_CTRL_QENA_STAT_S 2
  163. #define QRX_CTRL_QENA_STAT_M BIT(2)
  164. #define QRX_ITR(_QRX) (0x00292000 + ((_QRX) * 4))
  165. #define QRX_TAIL(_QRX) (0x00290000 + ((_QRX) * 4))
  166. #define QRX_TAIL_MAX_INDEX 2047
  167. #define QRX_TAIL_TAIL_S 0
  168. #define QRX_TAIL_TAIL_M ICE_M(0x1FFF, 0)
  169. #define VPLAN_RX_QBASE(_VF) (0x00072000 + ((_VF) * 4))
  170. #define VPLAN_RX_QBASE_VFFIRSTQ_S 0
  171. #define VPLAN_RX_QBASE_VFFIRSTQ_M ICE_M(0x7FF, 0)
  172. #define VPLAN_RX_QBASE_VFNUMQ_S 16
  173. #define VPLAN_RX_QBASE_VFNUMQ_M ICE_M(0xFF, 16)
  174. #define VPLAN_RXQ_MAPENA(_VF) (0x00073000 + ((_VF) * 4))
  175. #define VPLAN_RXQ_MAPENA_RX_ENA_M BIT(0)
  176. #define VPLAN_TX_QBASE(_VF) (0x001D1800 + ((_VF) * 4))
  177. #define VPLAN_TX_QBASE_VFFIRSTQ_S 0
  178. #define VPLAN_TX_QBASE_VFFIRSTQ_M ICE_M(0x3FFF, 0)
  179. #define VPLAN_TX_QBASE_VFNUMQ_S 16
  180. #define VPLAN_TX_QBASE_VFNUMQ_M ICE_M(0xFF, 16)
  181. #define VPLAN_TXQ_MAPENA(_VF) (0x00073800 + ((_VF) * 4))
  182. #define VPLAN_TXQ_MAPENA_TX_ENA_M BIT(0)
  183. #define GL_MDET_RX 0x00294C00
  184. #define GL_MDET_RX_QNUM_S 0
  185. #define GL_MDET_RX_QNUM_M ICE_M(0x7FFF, 0)
  186. #define GL_MDET_RX_VF_NUM_S 15
  187. #define GL_MDET_RX_VF_NUM_M ICE_M(0xFF, 15)
  188. #define GL_MDET_RX_PF_NUM_S 23
  189. #define GL_MDET_RX_PF_NUM_M ICE_M(0x7, 23)
  190. #define GL_MDET_RX_MAL_TYPE_S 26
  191. #define GL_MDET_RX_MAL_TYPE_M ICE_M(0x1F, 26)
  192. #define GL_MDET_RX_VALID_M BIT(31)
  193. #define GL_MDET_TX_PQM 0x002D2E00
  194. #define GL_MDET_TX_PQM_PF_NUM_S 0
  195. #define GL_MDET_TX_PQM_PF_NUM_M ICE_M(0x7, 0)
  196. #define GL_MDET_TX_PQM_VF_NUM_S 4
  197. #define GL_MDET_TX_PQM_VF_NUM_M ICE_M(0xFF, 4)
  198. #define GL_MDET_TX_PQM_QNUM_S 12
  199. #define GL_MDET_TX_PQM_QNUM_M ICE_M(0x3FFF, 12)
  200. #define GL_MDET_TX_PQM_MAL_TYPE_S 26
  201. #define GL_MDET_TX_PQM_MAL_TYPE_M ICE_M(0x1F, 26)
  202. #define GL_MDET_TX_PQM_VALID_M BIT(31)
  203. #define GL_MDET_TX_TCLAN 0x000FC068
  204. #define GL_MDET_TX_TCLAN_QNUM_S 0
  205. #define GL_MDET_TX_TCLAN_QNUM_M ICE_M(0x7FFF, 0)
  206. #define GL_MDET_TX_TCLAN_VF_NUM_S 15
  207. #define GL_MDET_TX_TCLAN_VF_NUM_M ICE_M(0xFF, 15)
  208. #define GL_MDET_TX_TCLAN_PF_NUM_S 23
  209. #define GL_MDET_TX_TCLAN_PF_NUM_M ICE_M(0x7, 23)
  210. #define GL_MDET_TX_TCLAN_MAL_TYPE_S 26
  211. #define GL_MDET_TX_TCLAN_MAL_TYPE_M ICE_M(0x1F, 26)
  212. #define GL_MDET_TX_TCLAN_VALID_M BIT(31)
  213. #define PF_MDET_RX 0x00294280
  214. #define PF_MDET_RX_VALID_M BIT(0)
  215. #define PF_MDET_TX_PQM 0x002D2C80
  216. #define PF_MDET_TX_PQM_VALID_M BIT(0)
  217. #define PF_MDET_TX_TCLAN 0x000FC000
  218. #define PF_MDET_TX_TCLAN_VALID_M BIT(0)
  219. #define VP_MDET_RX(_VF) (0x00294400 + ((_VF) * 4))
  220. #define VP_MDET_RX_VALID_M BIT(0)
  221. #define VP_MDET_TX_PQM(_VF) (0x002D2000 + ((_VF) * 4))
  222. #define VP_MDET_TX_PQM_VALID_M BIT(0)
  223. #define VP_MDET_TX_TCLAN(_VF) (0x000FB800 + ((_VF) * 4))
  224. #define VP_MDET_TX_TCLAN_VALID_M BIT(0)
  225. #define VP_MDET_TX_TDPU(_VF) (0x00040000 + ((_VF) * 4))
  226. #define VP_MDET_TX_TDPU_VALID_M BIT(0)
  227. #define GLNVM_FLA 0x000B6108
  228. #define GLNVM_FLA_LOCKED_M BIT(6)
  229. #define GLNVM_GENS 0x000B6100
  230. #define GLNVM_GENS_SR_SIZE_S 5
  231. #define GLNVM_GENS_SR_SIZE_M ICE_M(0x7, 5)
  232. #define GLNVM_ULD 0x000B6008
  233. #define GLNVM_ULD_CORER_DONE_M BIT(3)
  234. #define GLNVM_ULD_GLOBR_DONE_M BIT(4)
  235. #define PF_FUNC_RID 0x0009E880
  236. #define PF_FUNC_RID_FUNC_NUM_S 0
  237. #define PF_FUNC_RID_FUNC_NUM_M ICE_M(0x7, 0)
  238. #define PF_PCI_CIAA 0x0009E580
  239. #define PF_PCI_CIAA_VF_NUM_S 12
  240. #define PF_PCI_CIAD 0x0009E500
  241. #define GL_PWR_MODE_CTL 0x000B820C
  242. #define GL_PWR_MODE_CTL_CAR_MAX_BW_S 30
  243. #define GL_PWR_MODE_CTL_CAR_MAX_BW_M ICE_M(0x3, 30)
  244. #define GLPRT_BPRCH(_i) (0x00381384 + ((_i) * 8))
  245. #define GLPRT_BPRCL(_i) (0x00381380 + ((_i) * 8))
  246. #define GLPRT_BPTCH(_i) (0x00381244 + ((_i) * 8))
  247. #define GLPRT_BPTCL(_i) (0x00381240 + ((_i) * 8))
  248. #define GLPRT_CRCERRS(_i) (0x00380100 + ((_i) * 8))
  249. #define GLPRT_GORCH(_i) (0x00380004 + ((_i) * 8))
  250. #define GLPRT_GORCL(_i) (0x00380000 + ((_i) * 8))
  251. #define GLPRT_GOTCH(_i) (0x00380B44 + ((_i) * 8))
  252. #define GLPRT_GOTCL(_i) (0x00380B40 + ((_i) * 8))
  253. #define GLPRT_ILLERRC(_i) (0x003801C0 + ((_i) * 8))
  254. #define GLPRT_LXOFFRXC(_i) (0x003802C0 + ((_i) * 8))
  255. #define GLPRT_LXOFFTXC(_i) (0x00381180 + ((_i) * 8))
  256. #define GLPRT_LXONRXC(_i) (0x00380280 + ((_i) * 8))
  257. #define GLPRT_LXONTXC(_i) (0x00381140 + ((_i) * 8))
  258. #define GLPRT_MLFC(_i) (0x00380040 + ((_i) * 8))
  259. #define GLPRT_MPRCH(_i) (0x00381344 + ((_i) * 8))
  260. #define GLPRT_MPRCL(_i) (0x00381340 + ((_i) * 8))
  261. #define GLPRT_MPTCH(_i) (0x00381204 + ((_i) * 8))
  262. #define GLPRT_MPTCL(_i) (0x00381200 + ((_i) * 8))
  263. #define GLPRT_MRFC(_i) (0x00380080 + ((_i) * 8))
  264. #define GLPRT_PRC1023H(_i) (0x00380A04 + ((_i) * 8))
  265. #define GLPRT_PRC1023L(_i) (0x00380A00 + ((_i) * 8))
  266. #define GLPRT_PRC127H(_i) (0x00380944 + ((_i) * 8))
  267. #define GLPRT_PRC127L(_i) (0x00380940 + ((_i) * 8))
  268. #define GLPRT_PRC1522H(_i) (0x00380A44 + ((_i) * 8))
  269. #define GLPRT_PRC1522L(_i) (0x00380A40 + ((_i) * 8))
  270. #define GLPRT_PRC255H(_i) (0x00380984 + ((_i) * 8))
  271. #define GLPRT_PRC255L(_i) (0x00380980 + ((_i) * 8))
  272. #define GLPRT_PRC511H(_i) (0x003809C4 + ((_i) * 8))
  273. #define GLPRT_PRC511L(_i) (0x003809C0 + ((_i) * 8))
  274. #define GLPRT_PRC64H(_i) (0x00380904 + ((_i) * 8))
  275. #define GLPRT_PRC64L(_i) (0x00380900 + ((_i) * 8))
  276. #define GLPRT_PRC9522H(_i) (0x00380A84 + ((_i) * 8))
  277. #define GLPRT_PRC9522L(_i) (0x00380A80 + ((_i) * 8))
  278. #define GLPRT_PTC1023H(_i) (0x00380C84 + ((_i) * 8))
  279. #define GLPRT_PTC1023L(_i) (0x00380C80 + ((_i) * 8))
  280. #define GLPRT_PTC127H(_i) (0x00380BC4 + ((_i) * 8))
  281. #define GLPRT_PTC127L(_i) (0x00380BC0 + ((_i) * 8))
  282. #define GLPRT_PTC1522H(_i) (0x00380CC4 + ((_i) * 8))
  283. #define GLPRT_PTC1522L(_i) (0x00380CC0 + ((_i) * 8))
  284. #define GLPRT_PTC255H(_i) (0x00380C04 + ((_i) * 8))
  285. #define GLPRT_PTC255L(_i) (0x00380C00 + ((_i) * 8))
  286. #define GLPRT_PTC511H(_i) (0x00380C44 + ((_i) * 8))
  287. #define GLPRT_PTC511L(_i) (0x00380C40 + ((_i) * 8))
  288. #define GLPRT_PTC64H(_i) (0x00380B84 + ((_i) * 8))
  289. #define GLPRT_PTC64L(_i) (0x00380B80 + ((_i) * 8))
  290. #define GLPRT_PTC9522H(_i) (0x00380D04 + ((_i) * 8))
  291. #define GLPRT_PTC9522L(_i) (0x00380D00 + ((_i) * 8))
  292. #define GLPRT_RFC(_i) (0x00380AC0 + ((_i) * 8))
  293. #define GLPRT_RJC(_i) (0x00380B00 + ((_i) * 8))
  294. #define GLPRT_RLEC(_i) (0x00380140 + ((_i) * 8))
  295. #define GLPRT_ROC(_i) (0x00380240 + ((_i) * 8))
  296. #define GLPRT_RUC(_i) (0x00380200 + ((_i) * 8))
  297. #define GLPRT_TDOLD(_i) (0x00381280 + ((_i) * 8))
  298. #define GLPRT_UPRCH(_i) (0x00381304 + ((_i) * 8))
  299. #define GLPRT_UPRCL(_i) (0x00381300 + ((_i) * 8))
  300. #define GLPRT_UPTCH(_i) (0x003811C4 + ((_i) * 8))
  301. #define GLPRT_UPTCL(_i) (0x003811C0 + ((_i) * 8))
  302. #define GLV_BPRCH(_i) (0x003B6004 + ((_i) * 8))
  303. #define GLV_BPRCL(_i) (0x003B6000 + ((_i) * 8))
  304. #define GLV_BPTCH(_i) (0x0030E004 + ((_i) * 8))
  305. #define GLV_BPTCL(_i) (0x0030E000 + ((_i) * 8))
  306. #define GLV_GORCH(_i) (0x003B0004 + ((_i) * 8))
  307. #define GLV_GORCL(_i) (0x003B0000 + ((_i) * 8))
  308. #define GLV_GOTCH(_i) (0x00300004 + ((_i) * 8))
  309. #define GLV_GOTCL(_i) (0x00300000 + ((_i) * 8))
  310. #define GLV_MPRCH(_i) (0x003B4004 + ((_i) * 8))
  311. #define GLV_MPRCL(_i) (0x003B4000 + ((_i) * 8))
  312. #define GLV_MPTCH(_i) (0x0030C004 + ((_i) * 8))
  313. #define GLV_MPTCL(_i) (0x0030C000 + ((_i) * 8))
  314. #define GLV_RDPC(_i) (0x00294C04 + ((_i) * 4))
  315. #define GLV_TEPC(_VSI) (0x00312000 + ((_VSI) * 4))
  316. #define GLV_UPRCH(_i) (0x003B2004 + ((_i) * 8))
  317. #define GLV_UPRCL(_i) (0x003B2000 + ((_i) * 8))
  318. #define GLV_UPTCH(_i) (0x0030A004 + ((_i) * 8))
  319. #define GLV_UPTCL(_i) (0x0030A000 + ((_i) * 8))
  320. #define VSIQF_HKEY_MAX_INDEX 12
  321. #define VSIQF_HLUT_MAX_INDEX 15
  322. #define VFINT_DYN_CTLN(_i) (0x00003800 + ((_i) * 4))
  323. #define VFINT_DYN_CTLN_CLEARPBA_M BIT(1)
  324. #endif /* _ICE_HW_AUTOGEN_H_ */