nbio_v7_0.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #ifndef __NBIO_V7_0_H__
  24. #define __NBIO_V7_0_H__
  25. #include "soc15_common.h"
  26. extern const struct nbio_hdp_flush_reg nbio_v7_0_hdp_flush_reg;
  27. extern const struct nbio_pcie_index_data nbio_v7_0_pcie_index_data;
  28. int nbio_v7_0_init(struct amdgpu_device *adev);
  29. u32 nbio_v7_0_get_atombios_scratch_regs(struct amdgpu_device *adev,
  30. uint32_t idx);
  31. void nbio_v7_0_set_atombios_scratch_regs(struct amdgpu_device *adev,
  32. uint32_t idx, uint32_t val);
  33. void nbio_v7_0_mc_access_enable(struct amdgpu_device *adev, bool enable);
  34. void nbio_v7_0_hdp_flush(struct amdgpu_device *adev);
  35. u32 nbio_v7_0_get_memsize(struct amdgpu_device *adev);
  36. void nbio_v7_0_sdma_doorbell_range(struct amdgpu_device *adev, int instance,
  37. bool use_doorbell, int doorbell_index);
  38. void nbio_v7_0_enable_doorbell_aperture(struct amdgpu_device *adev,
  39. bool enable);
  40. void nbio_v7_0_ih_doorbell_range(struct amdgpu_device *adev,
  41. bool use_doorbell, int doorbell_index);
  42. void nbio_v7_0_ih_control(struct amdgpu_device *adev);
  43. u32 nbio_v7_0_get_rev_id(struct amdgpu_device *adev);
  44. void nbio_v7_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,
  45. bool enable);
  46. #endif