drm_dp_mst_topology.c 72 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715
  1. /*
  2. * Copyright © 2014 Red Hat
  3. *
  4. * Permission to use, copy, modify, distribute, and sell this software and its
  5. * documentation for any purpose is hereby granted without fee, provided that
  6. * the above copyright notice appear in all copies and that both that copyright
  7. * notice and this permission notice appear in supporting documentation, and
  8. * that the name of the copyright holders not be used in advertising or
  9. * publicity pertaining to distribution of the software without specific,
  10. * written prior permission. The copyright holders make no representations
  11. * about the suitability of this software for any purpose. It is provided "as
  12. * is" without express or implied warranty.
  13. *
  14. * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
  15. * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
  16. * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
  17. * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
  18. * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  19. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
  20. * OF THIS SOFTWARE.
  21. */
  22. #include <linux/kernel.h>
  23. #include <linux/delay.h>
  24. #include <linux/init.h>
  25. #include <linux/errno.h>
  26. #include <linux/sched.h>
  27. #include <linux/seq_file.h>
  28. #include <linux/i2c.h>
  29. #include <drm/drm_dp_mst_helper.h>
  30. #include <drm/drmP.h>
  31. #include <drm/drm_fixed.h>
  32. /**
  33. * DOC: dp mst helper
  34. *
  35. * These functions contain parts of the DisplayPort 1.2a MultiStream Transport
  36. * protocol. The helpers contain a topology manager and bandwidth manager.
  37. * The helpers encapsulate the sending and received of sideband msgs.
  38. */
  39. static bool dump_dp_payload_table(struct drm_dp_mst_topology_mgr *mgr,
  40. char *buf);
  41. static int test_calc_pbn_mode(void);
  42. static void drm_dp_put_port(struct drm_dp_mst_port *port);
  43. static int drm_dp_dpcd_write_payload(struct drm_dp_mst_topology_mgr *mgr,
  44. int id,
  45. struct drm_dp_payload *payload);
  46. static int drm_dp_send_dpcd_write(struct drm_dp_mst_topology_mgr *mgr,
  47. struct drm_dp_mst_port *port,
  48. int offset, int size, u8 *bytes);
  49. static int drm_dp_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  50. struct drm_dp_mst_branch *mstb);
  51. static int drm_dp_send_enum_path_resources(struct drm_dp_mst_topology_mgr *mgr,
  52. struct drm_dp_mst_branch *mstb,
  53. struct drm_dp_mst_port *port);
  54. static bool drm_dp_validate_guid(struct drm_dp_mst_topology_mgr *mgr,
  55. u8 *guid);
  56. static int drm_dp_mst_register_i2c_bus(struct drm_dp_aux *aux);
  57. static void drm_dp_mst_unregister_i2c_bus(struct drm_dp_aux *aux);
  58. static void drm_dp_mst_kick_tx(struct drm_dp_mst_topology_mgr *mgr);
  59. /* sideband msg handling */
  60. static u8 drm_dp_msg_header_crc4(const uint8_t *data, size_t num_nibbles)
  61. {
  62. u8 bitmask = 0x80;
  63. u8 bitshift = 7;
  64. u8 array_index = 0;
  65. int number_of_bits = num_nibbles * 4;
  66. u8 remainder = 0;
  67. while (number_of_bits != 0) {
  68. number_of_bits--;
  69. remainder <<= 1;
  70. remainder |= (data[array_index] & bitmask) >> bitshift;
  71. bitmask >>= 1;
  72. bitshift--;
  73. if (bitmask == 0) {
  74. bitmask = 0x80;
  75. bitshift = 7;
  76. array_index++;
  77. }
  78. if ((remainder & 0x10) == 0x10)
  79. remainder ^= 0x13;
  80. }
  81. number_of_bits = 4;
  82. while (number_of_bits != 0) {
  83. number_of_bits--;
  84. remainder <<= 1;
  85. if ((remainder & 0x10) != 0)
  86. remainder ^= 0x13;
  87. }
  88. return remainder;
  89. }
  90. static u8 drm_dp_msg_data_crc4(const uint8_t *data, u8 number_of_bytes)
  91. {
  92. u8 bitmask = 0x80;
  93. u8 bitshift = 7;
  94. u8 array_index = 0;
  95. int number_of_bits = number_of_bytes * 8;
  96. u16 remainder = 0;
  97. while (number_of_bits != 0) {
  98. number_of_bits--;
  99. remainder <<= 1;
  100. remainder |= (data[array_index] & bitmask) >> bitshift;
  101. bitmask >>= 1;
  102. bitshift--;
  103. if (bitmask == 0) {
  104. bitmask = 0x80;
  105. bitshift = 7;
  106. array_index++;
  107. }
  108. if ((remainder & 0x100) == 0x100)
  109. remainder ^= 0xd5;
  110. }
  111. number_of_bits = 8;
  112. while (number_of_bits != 0) {
  113. number_of_bits--;
  114. remainder <<= 1;
  115. if ((remainder & 0x100) != 0)
  116. remainder ^= 0xd5;
  117. }
  118. return remainder & 0xff;
  119. }
  120. static inline u8 drm_dp_calc_sb_hdr_size(struct drm_dp_sideband_msg_hdr *hdr)
  121. {
  122. u8 size = 3;
  123. size += (hdr->lct / 2);
  124. return size;
  125. }
  126. static void drm_dp_encode_sideband_msg_hdr(struct drm_dp_sideband_msg_hdr *hdr,
  127. u8 *buf, int *len)
  128. {
  129. int idx = 0;
  130. int i;
  131. u8 crc4;
  132. buf[idx++] = ((hdr->lct & 0xf) << 4) | (hdr->lcr & 0xf);
  133. for (i = 0; i < (hdr->lct / 2); i++)
  134. buf[idx++] = hdr->rad[i];
  135. buf[idx++] = (hdr->broadcast << 7) | (hdr->path_msg << 6) |
  136. (hdr->msg_len & 0x3f);
  137. buf[idx++] = (hdr->somt << 7) | (hdr->eomt << 6) | (hdr->seqno << 4);
  138. crc4 = drm_dp_msg_header_crc4(buf, (idx * 2) - 1);
  139. buf[idx - 1] |= (crc4 & 0xf);
  140. *len = idx;
  141. }
  142. static bool drm_dp_decode_sideband_msg_hdr(struct drm_dp_sideband_msg_hdr *hdr,
  143. u8 *buf, int buflen, u8 *hdrlen)
  144. {
  145. u8 crc4;
  146. u8 len;
  147. int i;
  148. u8 idx;
  149. if (buf[0] == 0)
  150. return false;
  151. len = 3;
  152. len += ((buf[0] & 0xf0) >> 4) / 2;
  153. if (len > buflen)
  154. return false;
  155. crc4 = drm_dp_msg_header_crc4(buf, (len * 2) - 1);
  156. if ((crc4 & 0xf) != (buf[len - 1] & 0xf)) {
  157. DRM_DEBUG_KMS("crc4 mismatch 0x%x 0x%x\n", crc4, buf[len - 1]);
  158. return false;
  159. }
  160. hdr->lct = (buf[0] & 0xf0) >> 4;
  161. hdr->lcr = (buf[0] & 0xf);
  162. idx = 1;
  163. for (i = 0; i < (hdr->lct / 2); i++)
  164. hdr->rad[i] = buf[idx++];
  165. hdr->broadcast = (buf[idx] >> 7) & 0x1;
  166. hdr->path_msg = (buf[idx] >> 6) & 0x1;
  167. hdr->msg_len = buf[idx] & 0x3f;
  168. idx++;
  169. hdr->somt = (buf[idx] >> 7) & 0x1;
  170. hdr->eomt = (buf[idx] >> 6) & 0x1;
  171. hdr->seqno = (buf[idx] >> 4) & 0x1;
  172. idx++;
  173. *hdrlen = idx;
  174. return true;
  175. }
  176. static void drm_dp_encode_sideband_req(struct drm_dp_sideband_msg_req_body *req,
  177. struct drm_dp_sideband_msg_tx *raw)
  178. {
  179. int idx = 0;
  180. int i;
  181. u8 *buf = raw->msg;
  182. buf[idx++] = req->req_type & 0x7f;
  183. switch (req->req_type) {
  184. case DP_ENUM_PATH_RESOURCES:
  185. buf[idx] = (req->u.port_num.port_number & 0xf) << 4;
  186. idx++;
  187. break;
  188. case DP_ALLOCATE_PAYLOAD:
  189. buf[idx] = (req->u.allocate_payload.port_number & 0xf) << 4 |
  190. (req->u.allocate_payload.number_sdp_streams & 0xf);
  191. idx++;
  192. buf[idx] = (req->u.allocate_payload.vcpi & 0x7f);
  193. idx++;
  194. buf[idx] = (req->u.allocate_payload.pbn >> 8);
  195. idx++;
  196. buf[idx] = (req->u.allocate_payload.pbn & 0xff);
  197. idx++;
  198. for (i = 0; i < req->u.allocate_payload.number_sdp_streams / 2; i++) {
  199. buf[idx] = ((req->u.allocate_payload.sdp_stream_sink[i * 2] & 0xf) << 4) |
  200. (req->u.allocate_payload.sdp_stream_sink[i * 2 + 1] & 0xf);
  201. idx++;
  202. }
  203. if (req->u.allocate_payload.number_sdp_streams & 1) {
  204. i = req->u.allocate_payload.number_sdp_streams - 1;
  205. buf[idx] = (req->u.allocate_payload.sdp_stream_sink[i] & 0xf) << 4;
  206. idx++;
  207. }
  208. break;
  209. case DP_QUERY_PAYLOAD:
  210. buf[idx] = (req->u.query_payload.port_number & 0xf) << 4;
  211. idx++;
  212. buf[idx] = (req->u.query_payload.vcpi & 0x7f);
  213. idx++;
  214. break;
  215. case DP_REMOTE_DPCD_READ:
  216. buf[idx] = (req->u.dpcd_read.port_number & 0xf) << 4;
  217. buf[idx] |= ((req->u.dpcd_read.dpcd_address & 0xf0000) >> 16) & 0xf;
  218. idx++;
  219. buf[idx] = (req->u.dpcd_read.dpcd_address & 0xff00) >> 8;
  220. idx++;
  221. buf[idx] = (req->u.dpcd_read.dpcd_address & 0xff);
  222. idx++;
  223. buf[idx] = (req->u.dpcd_read.num_bytes);
  224. idx++;
  225. break;
  226. case DP_REMOTE_DPCD_WRITE:
  227. buf[idx] = (req->u.dpcd_write.port_number & 0xf) << 4;
  228. buf[idx] |= ((req->u.dpcd_write.dpcd_address & 0xf0000) >> 16) & 0xf;
  229. idx++;
  230. buf[idx] = (req->u.dpcd_write.dpcd_address & 0xff00) >> 8;
  231. idx++;
  232. buf[idx] = (req->u.dpcd_write.dpcd_address & 0xff);
  233. idx++;
  234. buf[idx] = (req->u.dpcd_write.num_bytes);
  235. idx++;
  236. memcpy(&buf[idx], req->u.dpcd_write.bytes, req->u.dpcd_write.num_bytes);
  237. idx += req->u.dpcd_write.num_bytes;
  238. break;
  239. case DP_REMOTE_I2C_READ:
  240. buf[idx] = (req->u.i2c_read.port_number & 0xf) << 4;
  241. buf[idx] |= (req->u.i2c_read.num_transactions & 0x3);
  242. idx++;
  243. for (i = 0; i < (req->u.i2c_read.num_transactions & 0x3); i++) {
  244. buf[idx] = req->u.i2c_read.transactions[i].i2c_dev_id & 0x7f;
  245. idx++;
  246. buf[idx] = req->u.i2c_read.transactions[i].num_bytes;
  247. idx++;
  248. memcpy(&buf[idx], req->u.i2c_read.transactions[i].bytes, req->u.i2c_read.transactions[i].num_bytes);
  249. idx += req->u.i2c_read.transactions[i].num_bytes;
  250. buf[idx] = (req->u.i2c_read.transactions[i].no_stop_bit & 0x1) << 5;
  251. buf[idx] |= (req->u.i2c_read.transactions[i].i2c_transaction_delay & 0xf);
  252. idx++;
  253. }
  254. buf[idx] = (req->u.i2c_read.read_i2c_device_id) & 0x7f;
  255. idx++;
  256. buf[idx] = (req->u.i2c_read.num_bytes_read);
  257. idx++;
  258. break;
  259. case DP_REMOTE_I2C_WRITE:
  260. buf[idx] = (req->u.i2c_write.port_number & 0xf) << 4;
  261. idx++;
  262. buf[idx] = (req->u.i2c_write.write_i2c_device_id) & 0x7f;
  263. idx++;
  264. buf[idx] = (req->u.i2c_write.num_bytes);
  265. idx++;
  266. memcpy(&buf[idx], req->u.i2c_write.bytes, req->u.i2c_write.num_bytes);
  267. idx += req->u.i2c_write.num_bytes;
  268. break;
  269. }
  270. raw->cur_len = idx;
  271. }
  272. static void drm_dp_crc_sideband_chunk_req(u8 *msg, u8 len)
  273. {
  274. u8 crc4;
  275. crc4 = drm_dp_msg_data_crc4(msg, len);
  276. msg[len] = crc4;
  277. }
  278. static void drm_dp_encode_sideband_reply(struct drm_dp_sideband_msg_reply_body *rep,
  279. struct drm_dp_sideband_msg_tx *raw)
  280. {
  281. int idx = 0;
  282. u8 *buf = raw->msg;
  283. buf[idx++] = (rep->reply_type & 0x1) << 7 | (rep->req_type & 0x7f);
  284. raw->cur_len = idx;
  285. }
  286. /* this adds a chunk of msg to the builder to get the final msg */
  287. static bool drm_dp_sideband_msg_build(struct drm_dp_sideband_msg_rx *msg,
  288. u8 *replybuf, u8 replybuflen, bool hdr)
  289. {
  290. int ret;
  291. u8 crc4;
  292. if (hdr) {
  293. u8 hdrlen;
  294. struct drm_dp_sideband_msg_hdr recv_hdr;
  295. ret = drm_dp_decode_sideband_msg_hdr(&recv_hdr, replybuf, replybuflen, &hdrlen);
  296. if (ret == false) {
  297. print_hex_dump(KERN_DEBUG, "failed hdr", DUMP_PREFIX_NONE, 16, 1, replybuf, replybuflen, false);
  298. return false;
  299. }
  300. /* get length contained in this portion */
  301. msg->curchunk_len = recv_hdr.msg_len;
  302. msg->curchunk_hdrlen = hdrlen;
  303. /* we have already gotten an somt - don't bother parsing */
  304. if (recv_hdr.somt && msg->have_somt)
  305. return false;
  306. if (recv_hdr.somt) {
  307. memcpy(&msg->initial_hdr, &recv_hdr, sizeof(struct drm_dp_sideband_msg_hdr));
  308. msg->have_somt = true;
  309. }
  310. if (recv_hdr.eomt)
  311. msg->have_eomt = true;
  312. /* copy the bytes for the remainder of this header chunk */
  313. msg->curchunk_idx = min(msg->curchunk_len, (u8)(replybuflen - hdrlen));
  314. memcpy(&msg->chunk[0], replybuf + hdrlen, msg->curchunk_idx);
  315. } else {
  316. memcpy(&msg->chunk[msg->curchunk_idx], replybuf, replybuflen);
  317. msg->curchunk_idx += replybuflen;
  318. }
  319. if (msg->curchunk_idx >= msg->curchunk_len) {
  320. /* do CRC */
  321. crc4 = drm_dp_msg_data_crc4(msg->chunk, msg->curchunk_len - 1);
  322. /* copy chunk into bigger msg */
  323. memcpy(&msg->msg[msg->curlen], msg->chunk, msg->curchunk_len - 1);
  324. msg->curlen += msg->curchunk_len - 1;
  325. }
  326. return true;
  327. }
  328. static bool drm_dp_sideband_parse_link_address(struct drm_dp_sideband_msg_rx *raw,
  329. struct drm_dp_sideband_msg_reply_body *repmsg)
  330. {
  331. int idx = 1;
  332. int i;
  333. memcpy(repmsg->u.link_addr.guid, &raw->msg[idx], 16);
  334. idx += 16;
  335. repmsg->u.link_addr.nports = raw->msg[idx] & 0xf;
  336. idx++;
  337. if (idx > raw->curlen)
  338. goto fail_len;
  339. for (i = 0; i < repmsg->u.link_addr.nports; i++) {
  340. if (raw->msg[idx] & 0x80)
  341. repmsg->u.link_addr.ports[i].input_port = 1;
  342. repmsg->u.link_addr.ports[i].peer_device_type = (raw->msg[idx] >> 4) & 0x7;
  343. repmsg->u.link_addr.ports[i].port_number = (raw->msg[idx] & 0xf);
  344. idx++;
  345. if (idx > raw->curlen)
  346. goto fail_len;
  347. repmsg->u.link_addr.ports[i].mcs = (raw->msg[idx] >> 7) & 0x1;
  348. repmsg->u.link_addr.ports[i].ddps = (raw->msg[idx] >> 6) & 0x1;
  349. if (repmsg->u.link_addr.ports[i].input_port == 0)
  350. repmsg->u.link_addr.ports[i].legacy_device_plug_status = (raw->msg[idx] >> 5) & 0x1;
  351. idx++;
  352. if (idx > raw->curlen)
  353. goto fail_len;
  354. if (repmsg->u.link_addr.ports[i].input_port == 0) {
  355. repmsg->u.link_addr.ports[i].dpcd_revision = (raw->msg[idx]);
  356. idx++;
  357. if (idx > raw->curlen)
  358. goto fail_len;
  359. memcpy(repmsg->u.link_addr.ports[i].peer_guid, &raw->msg[idx], 16);
  360. idx += 16;
  361. if (idx > raw->curlen)
  362. goto fail_len;
  363. repmsg->u.link_addr.ports[i].num_sdp_streams = (raw->msg[idx] >> 4) & 0xf;
  364. repmsg->u.link_addr.ports[i].num_sdp_stream_sinks = (raw->msg[idx] & 0xf);
  365. idx++;
  366. }
  367. if (idx > raw->curlen)
  368. goto fail_len;
  369. }
  370. return true;
  371. fail_len:
  372. DRM_DEBUG_KMS("link address reply parse length fail %d %d\n", idx, raw->curlen);
  373. return false;
  374. }
  375. static bool drm_dp_sideband_parse_remote_dpcd_read(struct drm_dp_sideband_msg_rx *raw,
  376. struct drm_dp_sideband_msg_reply_body *repmsg)
  377. {
  378. int idx = 1;
  379. repmsg->u.remote_dpcd_read_ack.port_number = raw->msg[idx] & 0xf;
  380. idx++;
  381. if (idx > raw->curlen)
  382. goto fail_len;
  383. repmsg->u.remote_dpcd_read_ack.num_bytes = raw->msg[idx];
  384. if (idx > raw->curlen)
  385. goto fail_len;
  386. memcpy(repmsg->u.remote_dpcd_read_ack.bytes, &raw->msg[idx], repmsg->u.remote_dpcd_read_ack.num_bytes);
  387. return true;
  388. fail_len:
  389. DRM_DEBUG_KMS("link address reply parse length fail %d %d\n", idx, raw->curlen);
  390. return false;
  391. }
  392. static bool drm_dp_sideband_parse_remote_dpcd_write(struct drm_dp_sideband_msg_rx *raw,
  393. struct drm_dp_sideband_msg_reply_body *repmsg)
  394. {
  395. int idx = 1;
  396. repmsg->u.remote_dpcd_write_ack.port_number = raw->msg[idx] & 0xf;
  397. idx++;
  398. if (idx > raw->curlen)
  399. goto fail_len;
  400. return true;
  401. fail_len:
  402. DRM_DEBUG_KMS("parse length fail %d %d\n", idx, raw->curlen);
  403. return false;
  404. }
  405. static bool drm_dp_sideband_parse_remote_i2c_read_ack(struct drm_dp_sideband_msg_rx *raw,
  406. struct drm_dp_sideband_msg_reply_body *repmsg)
  407. {
  408. int idx = 1;
  409. repmsg->u.remote_i2c_read_ack.port_number = (raw->msg[idx] & 0xf);
  410. idx++;
  411. if (idx > raw->curlen)
  412. goto fail_len;
  413. repmsg->u.remote_i2c_read_ack.num_bytes = raw->msg[idx];
  414. idx++;
  415. /* TODO check */
  416. memcpy(repmsg->u.remote_i2c_read_ack.bytes, &raw->msg[idx], repmsg->u.remote_i2c_read_ack.num_bytes);
  417. return true;
  418. fail_len:
  419. DRM_DEBUG_KMS("remote i2c reply parse length fail %d %d\n", idx, raw->curlen);
  420. return false;
  421. }
  422. static bool drm_dp_sideband_parse_enum_path_resources_ack(struct drm_dp_sideband_msg_rx *raw,
  423. struct drm_dp_sideband_msg_reply_body *repmsg)
  424. {
  425. int idx = 1;
  426. repmsg->u.path_resources.port_number = (raw->msg[idx] >> 4) & 0xf;
  427. idx++;
  428. if (idx > raw->curlen)
  429. goto fail_len;
  430. repmsg->u.path_resources.full_payload_bw_number = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  431. idx += 2;
  432. if (idx > raw->curlen)
  433. goto fail_len;
  434. repmsg->u.path_resources.avail_payload_bw_number = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  435. idx += 2;
  436. if (idx > raw->curlen)
  437. goto fail_len;
  438. return true;
  439. fail_len:
  440. DRM_DEBUG_KMS("enum resource parse length fail %d %d\n", idx, raw->curlen);
  441. return false;
  442. }
  443. static bool drm_dp_sideband_parse_allocate_payload_ack(struct drm_dp_sideband_msg_rx *raw,
  444. struct drm_dp_sideband_msg_reply_body *repmsg)
  445. {
  446. int idx = 1;
  447. repmsg->u.allocate_payload.port_number = (raw->msg[idx] >> 4) & 0xf;
  448. idx++;
  449. if (idx > raw->curlen)
  450. goto fail_len;
  451. repmsg->u.allocate_payload.vcpi = raw->msg[idx];
  452. idx++;
  453. if (idx > raw->curlen)
  454. goto fail_len;
  455. repmsg->u.allocate_payload.allocated_pbn = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  456. idx += 2;
  457. if (idx > raw->curlen)
  458. goto fail_len;
  459. return true;
  460. fail_len:
  461. DRM_DEBUG_KMS("allocate payload parse length fail %d %d\n", idx, raw->curlen);
  462. return false;
  463. }
  464. static bool drm_dp_sideband_parse_query_payload_ack(struct drm_dp_sideband_msg_rx *raw,
  465. struct drm_dp_sideband_msg_reply_body *repmsg)
  466. {
  467. int idx = 1;
  468. repmsg->u.query_payload.port_number = (raw->msg[idx] >> 4) & 0xf;
  469. idx++;
  470. if (idx > raw->curlen)
  471. goto fail_len;
  472. repmsg->u.query_payload.allocated_pbn = (raw->msg[idx] << 8) | (raw->msg[idx + 1]);
  473. idx += 2;
  474. if (idx > raw->curlen)
  475. goto fail_len;
  476. return true;
  477. fail_len:
  478. DRM_DEBUG_KMS("query payload parse length fail %d %d\n", idx, raw->curlen);
  479. return false;
  480. }
  481. static bool drm_dp_sideband_parse_reply(struct drm_dp_sideband_msg_rx *raw,
  482. struct drm_dp_sideband_msg_reply_body *msg)
  483. {
  484. memset(msg, 0, sizeof(*msg));
  485. msg->reply_type = (raw->msg[0] & 0x80) >> 7;
  486. msg->req_type = (raw->msg[0] & 0x7f);
  487. if (msg->reply_type) {
  488. memcpy(msg->u.nak.guid, &raw->msg[1], 16);
  489. msg->u.nak.reason = raw->msg[17];
  490. msg->u.nak.nak_data = raw->msg[18];
  491. return false;
  492. }
  493. switch (msg->req_type) {
  494. case DP_LINK_ADDRESS:
  495. return drm_dp_sideband_parse_link_address(raw, msg);
  496. case DP_QUERY_PAYLOAD:
  497. return drm_dp_sideband_parse_query_payload_ack(raw, msg);
  498. case DP_REMOTE_DPCD_READ:
  499. return drm_dp_sideband_parse_remote_dpcd_read(raw, msg);
  500. case DP_REMOTE_DPCD_WRITE:
  501. return drm_dp_sideband_parse_remote_dpcd_write(raw, msg);
  502. case DP_REMOTE_I2C_READ:
  503. return drm_dp_sideband_parse_remote_i2c_read_ack(raw, msg);
  504. case DP_ENUM_PATH_RESOURCES:
  505. return drm_dp_sideband_parse_enum_path_resources_ack(raw, msg);
  506. case DP_ALLOCATE_PAYLOAD:
  507. return drm_dp_sideband_parse_allocate_payload_ack(raw, msg);
  508. default:
  509. DRM_ERROR("Got unknown reply 0x%02x\n", msg->req_type);
  510. return false;
  511. }
  512. }
  513. static bool drm_dp_sideband_parse_connection_status_notify(struct drm_dp_sideband_msg_rx *raw,
  514. struct drm_dp_sideband_msg_req_body *msg)
  515. {
  516. int idx = 1;
  517. msg->u.conn_stat.port_number = (raw->msg[idx] & 0xf0) >> 4;
  518. idx++;
  519. if (idx > raw->curlen)
  520. goto fail_len;
  521. memcpy(msg->u.conn_stat.guid, &raw->msg[idx], 16);
  522. idx += 16;
  523. if (idx > raw->curlen)
  524. goto fail_len;
  525. msg->u.conn_stat.legacy_device_plug_status = (raw->msg[idx] >> 6) & 0x1;
  526. msg->u.conn_stat.displayport_device_plug_status = (raw->msg[idx] >> 5) & 0x1;
  527. msg->u.conn_stat.message_capability_status = (raw->msg[idx] >> 4) & 0x1;
  528. msg->u.conn_stat.input_port = (raw->msg[idx] >> 3) & 0x1;
  529. msg->u.conn_stat.peer_device_type = (raw->msg[idx] & 0x7);
  530. idx++;
  531. return true;
  532. fail_len:
  533. DRM_DEBUG_KMS("connection status reply parse length fail %d %d\n", idx, raw->curlen);
  534. return false;
  535. }
  536. static bool drm_dp_sideband_parse_resource_status_notify(struct drm_dp_sideband_msg_rx *raw,
  537. struct drm_dp_sideband_msg_req_body *msg)
  538. {
  539. int idx = 1;
  540. msg->u.resource_stat.port_number = (raw->msg[idx] & 0xf0) >> 4;
  541. idx++;
  542. if (idx > raw->curlen)
  543. goto fail_len;
  544. memcpy(msg->u.resource_stat.guid, &raw->msg[idx], 16);
  545. idx += 16;
  546. if (idx > raw->curlen)
  547. goto fail_len;
  548. msg->u.resource_stat.available_pbn = (raw->msg[idx] << 8) | (raw->msg[idx + 1]);
  549. idx++;
  550. return true;
  551. fail_len:
  552. DRM_DEBUG_KMS("resource status reply parse length fail %d %d\n", idx, raw->curlen);
  553. return false;
  554. }
  555. static bool drm_dp_sideband_parse_req(struct drm_dp_sideband_msg_rx *raw,
  556. struct drm_dp_sideband_msg_req_body *msg)
  557. {
  558. memset(msg, 0, sizeof(*msg));
  559. msg->req_type = (raw->msg[0] & 0x7f);
  560. switch (msg->req_type) {
  561. case DP_CONNECTION_STATUS_NOTIFY:
  562. return drm_dp_sideband_parse_connection_status_notify(raw, msg);
  563. case DP_RESOURCE_STATUS_NOTIFY:
  564. return drm_dp_sideband_parse_resource_status_notify(raw, msg);
  565. default:
  566. DRM_ERROR("Got unknown request 0x%02x\n", msg->req_type);
  567. return false;
  568. }
  569. }
  570. static int build_dpcd_write(struct drm_dp_sideband_msg_tx *msg, u8 port_num, u32 offset, u8 num_bytes, u8 *bytes)
  571. {
  572. struct drm_dp_sideband_msg_req_body req;
  573. req.req_type = DP_REMOTE_DPCD_WRITE;
  574. req.u.dpcd_write.port_number = port_num;
  575. req.u.dpcd_write.dpcd_address = offset;
  576. req.u.dpcd_write.num_bytes = num_bytes;
  577. req.u.dpcd_write.bytes = bytes;
  578. drm_dp_encode_sideband_req(&req, msg);
  579. return 0;
  580. }
  581. static int build_link_address(struct drm_dp_sideband_msg_tx *msg)
  582. {
  583. struct drm_dp_sideband_msg_req_body req;
  584. req.req_type = DP_LINK_ADDRESS;
  585. drm_dp_encode_sideband_req(&req, msg);
  586. return 0;
  587. }
  588. static int build_enum_path_resources(struct drm_dp_sideband_msg_tx *msg, int port_num)
  589. {
  590. struct drm_dp_sideband_msg_req_body req;
  591. req.req_type = DP_ENUM_PATH_RESOURCES;
  592. req.u.port_num.port_number = port_num;
  593. drm_dp_encode_sideband_req(&req, msg);
  594. msg->path_msg = true;
  595. return 0;
  596. }
  597. static int build_allocate_payload(struct drm_dp_sideband_msg_tx *msg, int port_num,
  598. u8 vcpi, uint16_t pbn)
  599. {
  600. struct drm_dp_sideband_msg_req_body req;
  601. memset(&req, 0, sizeof(req));
  602. req.req_type = DP_ALLOCATE_PAYLOAD;
  603. req.u.allocate_payload.port_number = port_num;
  604. req.u.allocate_payload.vcpi = vcpi;
  605. req.u.allocate_payload.pbn = pbn;
  606. drm_dp_encode_sideband_req(&req, msg);
  607. msg->path_msg = true;
  608. return 0;
  609. }
  610. static int drm_dp_mst_assign_payload_id(struct drm_dp_mst_topology_mgr *mgr,
  611. struct drm_dp_vcpi *vcpi)
  612. {
  613. int ret;
  614. mutex_lock(&mgr->payload_lock);
  615. ret = find_first_zero_bit(&mgr->payload_mask, mgr->max_payloads + 1);
  616. if (ret > mgr->max_payloads) {
  617. ret = -EINVAL;
  618. DRM_DEBUG_KMS("out of payload ids %d\n", ret);
  619. goto out_unlock;
  620. }
  621. set_bit(ret, &mgr->payload_mask);
  622. vcpi->vcpi = ret;
  623. mgr->proposed_vcpis[ret - 1] = vcpi;
  624. out_unlock:
  625. mutex_unlock(&mgr->payload_lock);
  626. return ret;
  627. }
  628. static void drm_dp_mst_put_payload_id(struct drm_dp_mst_topology_mgr *mgr,
  629. int id)
  630. {
  631. if (id == 0)
  632. return;
  633. mutex_lock(&mgr->payload_lock);
  634. DRM_DEBUG_KMS("putting payload %d\n", id);
  635. clear_bit(id, &mgr->payload_mask);
  636. mgr->proposed_vcpis[id - 1] = NULL;
  637. mutex_unlock(&mgr->payload_lock);
  638. }
  639. static bool check_txmsg_state(struct drm_dp_mst_topology_mgr *mgr,
  640. struct drm_dp_sideband_msg_tx *txmsg)
  641. {
  642. bool ret;
  643. mutex_lock(&mgr->qlock);
  644. ret = (txmsg->state == DRM_DP_SIDEBAND_TX_RX ||
  645. txmsg->state == DRM_DP_SIDEBAND_TX_TIMEOUT);
  646. mutex_unlock(&mgr->qlock);
  647. return ret;
  648. }
  649. static int drm_dp_mst_wait_tx_reply(struct drm_dp_mst_branch *mstb,
  650. struct drm_dp_sideband_msg_tx *txmsg)
  651. {
  652. struct drm_dp_mst_topology_mgr *mgr = mstb->mgr;
  653. int ret;
  654. ret = wait_event_timeout(mgr->tx_waitq,
  655. check_txmsg_state(mgr, txmsg),
  656. (4 * HZ));
  657. mutex_lock(&mstb->mgr->qlock);
  658. if (ret > 0) {
  659. if (txmsg->state == DRM_DP_SIDEBAND_TX_TIMEOUT) {
  660. ret = -EIO;
  661. goto out;
  662. }
  663. } else {
  664. DRM_DEBUG_KMS("timedout msg send %p %d %d\n", txmsg, txmsg->state, txmsg->seqno);
  665. /* dump some state */
  666. ret = -EIO;
  667. /* remove from q */
  668. if (txmsg->state == DRM_DP_SIDEBAND_TX_QUEUED ||
  669. txmsg->state == DRM_DP_SIDEBAND_TX_START_SEND) {
  670. list_del(&txmsg->next);
  671. }
  672. if (txmsg->state == DRM_DP_SIDEBAND_TX_START_SEND ||
  673. txmsg->state == DRM_DP_SIDEBAND_TX_SENT) {
  674. mstb->tx_slots[txmsg->seqno] = NULL;
  675. }
  676. }
  677. out:
  678. mutex_unlock(&mgr->qlock);
  679. return ret;
  680. }
  681. static struct drm_dp_mst_branch *drm_dp_add_mst_branch_device(u8 lct, u8 *rad)
  682. {
  683. struct drm_dp_mst_branch *mstb;
  684. mstb = kzalloc(sizeof(*mstb), GFP_KERNEL);
  685. if (!mstb)
  686. return NULL;
  687. mstb->lct = lct;
  688. if (lct > 1)
  689. memcpy(mstb->rad, rad, lct / 2);
  690. INIT_LIST_HEAD(&mstb->ports);
  691. kref_init(&mstb->kref);
  692. return mstb;
  693. }
  694. static void drm_dp_destroy_mst_branch_device(struct kref *kref)
  695. {
  696. struct drm_dp_mst_branch *mstb = container_of(kref, struct drm_dp_mst_branch, kref);
  697. struct drm_dp_mst_port *port, *tmp;
  698. bool wake_tx = false;
  699. cancel_work_sync(&mstb->mgr->work);
  700. /*
  701. * destroy all ports - don't need lock
  702. * as there are no more references to the mst branch
  703. * device at this point.
  704. */
  705. list_for_each_entry_safe(port, tmp, &mstb->ports, next) {
  706. list_del(&port->next);
  707. drm_dp_put_port(port);
  708. }
  709. /* drop any tx slots msg */
  710. mutex_lock(&mstb->mgr->qlock);
  711. if (mstb->tx_slots[0]) {
  712. mstb->tx_slots[0]->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  713. mstb->tx_slots[0] = NULL;
  714. wake_tx = true;
  715. }
  716. if (mstb->tx_slots[1]) {
  717. mstb->tx_slots[1]->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  718. mstb->tx_slots[1] = NULL;
  719. wake_tx = true;
  720. }
  721. mutex_unlock(&mstb->mgr->qlock);
  722. if (wake_tx)
  723. wake_up(&mstb->mgr->tx_waitq);
  724. kfree(mstb);
  725. }
  726. static void drm_dp_put_mst_branch_device(struct drm_dp_mst_branch *mstb)
  727. {
  728. kref_put(&mstb->kref, drm_dp_destroy_mst_branch_device);
  729. }
  730. static void drm_dp_port_teardown_pdt(struct drm_dp_mst_port *port, int old_pdt)
  731. {
  732. switch (old_pdt) {
  733. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  734. case DP_PEER_DEVICE_SST_SINK:
  735. /* remove i2c over sideband */
  736. drm_dp_mst_unregister_i2c_bus(&port->aux);
  737. break;
  738. case DP_PEER_DEVICE_MST_BRANCHING:
  739. drm_dp_put_mst_branch_device(port->mstb);
  740. port->mstb = NULL;
  741. break;
  742. }
  743. }
  744. static void drm_dp_destroy_port(struct kref *kref)
  745. {
  746. struct drm_dp_mst_port *port = container_of(kref, struct drm_dp_mst_port, kref);
  747. struct drm_dp_mst_topology_mgr *mgr = port->mgr;
  748. if (!port->input) {
  749. port->vcpi.num_slots = 0;
  750. if (port->connector)
  751. (*port->mgr->cbs->destroy_connector)(mgr, port->connector);
  752. drm_dp_port_teardown_pdt(port, port->pdt);
  753. if (!port->input && port->vcpi.vcpi > 0)
  754. drm_dp_mst_put_payload_id(mgr, port->vcpi.vcpi);
  755. }
  756. kfree(port);
  757. (*mgr->cbs->hotplug)(mgr);
  758. }
  759. static void drm_dp_put_port(struct drm_dp_mst_port *port)
  760. {
  761. kref_put(&port->kref, drm_dp_destroy_port);
  762. }
  763. static struct drm_dp_mst_branch *drm_dp_mst_get_validated_mstb_ref_locked(struct drm_dp_mst_branch *mstb, struct drm_dp_mst_branch *to_find)
  764. {
  765. struct drm_dp_mst_port *port;
  766. struct drm_dp_mst_branch *rmstb;
  767. if (to_find == mstb) {
  768. kref_get(&mstb->kref);
  769. return mstb;
  770. }
  771. list_for_each_entry(port, &mstb->ports, next) {
  772. if (port->mstb) {
  773. rmstb = drm_dp_mst_get_validated_mstb_ref_locked(port->mstb, to_find);
  774. if (rmstb)
  775. return rmstb;
  776. }
  777. }
  778. return NULL;
  779. }
  780. static struct drm_dp_mst_branch *drm_dp_get_validated_mstb_ref(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_branch *mstb)
  781. {
  782. struct drm_dp_mst_branch *rmstb = NULL;
  783. mutex_lock(&mgr->lock);
  784. if (mgr->mst_primary)
  785. rmstb = drm_dp_mst_get_validated_mstb_ref_locked(mgr->mst_primary, mstb);
  786. mutex_unlock(&mgr->lock);
  787. return rmstb;
  788. }
  789. static struct drm_dp_mst_port *drm_dp_mst_get_port_ref_locked(struct drm_dp_mst_branch *mstb, struct drm_dp_mst_port *to_find)
  790. {
  791. struct drm_dp_mst_port *port, *mport;
  792. list_for_each_entry(port, &mstb->ports, next) {
  793. if (port == to_find) {
  794. kref_get(&port->kref);
  795. return port;
  796. }
  797. if (port->mstb) {
  798. mport = drm_dp_mst_get_port_ref_locked(port->mstb, to_find);
  799. if (mport)
  800. return mport;
  801. }
  802. }
  803. return NULL;
  804. }
  805. static struct drm_dp_mst_port *drm_dp_get_validated_port_ref(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  806. {
  807. struct drm_dp_mst_port *rport = NULL;
  808. mutex_lock(&mgr->lock);
  809. if (mgr->mst_primary)
  810. rport = drm_dp_mst_get_port_ref_locked(mgr->mst_primary, port);
  811. mutex_unlock(&mgr->lock);
  812. return rport;
  813. }
  814. static struct drm_dp_mst_port *drm_dp_get_port(struct drm_dp_mst_branch *mstb, u8 port_num)
  815. {
  816. struct drm_dp_mst_port *port;
  817. list_for_each_entry(port, &mstb->ports, next) {
  818. if (port->port_num == port_num) {
  819. kref_get(&port->kref);
  820. return port;
  821. }
  822. }
  823. return NULL;
  824. }
  825. /*
  826. * calculate a new RAD for this MST branch device
  827. * if parent has an LCT of 2 then it has 1 nibble of RAD,
  828. * if parent has an LCT of 3 then it has 2 nibbles of RAD,
  829. */
  830. static u8 drm_dp_calculate_rad(struct drm_dp_mst_port *port,
  831. u8 *rad)
  832. {
  833. int lct = port->parent->lct;
  834. int shift = 4;
  835. int idx = lct / 2;
  836. if (lct > 1) {
  837. memcpy(rad, port->parent->rad, idx);
  838. shift = (lct % 2) ? 4 : 0;
  839. } else
  840. rad[0] = 0;
  841. rad[idx] |= port->port_num << shift;
  842. return lct + 1;
  843. }
  844. /*
  845. * return sends link address for new mstb
  846. */
  847. static bool drm_dp_port_setup_pdt(struct drm_dp_mst_port *port)
  848. {
  849. int ret;
  850. u8 rad[6], lct;
  851. bool send_link = false;
  852. switch (port->pdt) {
  853. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  854. case DP_PEER_DEVICE_SST_SINK:
  855. /* add i2c over sideband */
  856. ret = drm_dp_mst_register_i2c_bus(&port->aux);
  857. break;
  858. case DP_PEER_DEVICE_MST_BRANCHING:
  859. lct = drm_dp_calculate_rad(port, rad);
  860. port->mstb = drm_dp_add_mst_branch_device(lct, rad);
  861. port->mstb->mgr = port->mgr;
  862. port->mstb->port_parent = port;
  863. send_link = true;
  864. break;
  865. }
  866. return send_link;
  867. }
  868. static void drm_dp_check_port_guid(struct drm_dp_mst_branch *mstb,
  869. struct drm_dp_mst_port *port)
  870. {
  871. int ret;
  872. if (port->dpcd_rev >= 0x12) {
  873. port->guid_valid = drm_dp_validate_guid(mstb->mgr, port->guid);
  874. if (!port->guid_valid) {
  875. ret = drm_dp_send_dpcd_write(mstb->mgr,
  876. port,
  877. DP_GUID,
  878. 16, port->guid);
  879. port->guid_valid = true;
  880. }
  881. }
  882. }
  883. static void build_mst_prop_path(struct drm_dp_mst_port *port,
  884. struct drm_dp_mst_branch *mstb,
  885. char *proppath)
  886. {
  887. int i;
  888. char temp[8];
  889. snprintf(proppath, 255, "mst:%d", mstb->mgr->conn_base_id);
  890. for (i = 0; i < (mstb->lct - 1); i++) {
  891. int shift = (i % 2) ? 0 : 4;
  892. int port_num = mstb->rad[i / 2] >> shift;
  893. snprintf(temp, 8, "-%d", port_num);
  894. strncat(proppath, temp, 255);
  895. }
  896. snprintf(temp, 8, "-%d", port->port_num);
  897. strncat(proppath, temp, 255);
  898. }
  899. static void drm_dp_add_port(struct drm_dp_mst_branch *mstb,
  900. struct device *dev,
  901. struct drm_dp_link_addr_reply_port *port_msg)
  902. {
  903. struct drm_dp_mst_port *port;
  904. bool ret;
  905. bool created = false;
  906. int old_pdt = 0;
  907. int old_ddps = 0;
  908. port = drm_dp_get_port(mstb, port_msg->port_number);
  909. if (!port) {
  910. port = kzalloc(sizeof(*port), GFP_KERNEL);
  911. if (!port)
  912. return;
  913. kref_init(&port->kref);
  914. port->parent = mstb;
  915. port->port_num = port_msg->port_number;
  916. port->mgr = mstb->mgr;
  917. port->aux.name = "DPMST";
  918. port->aux.dev = dev;
  919. created = true;
  920. } else {
  921. old_pdt = port->pdt;
  922. old_ddps = port->ddps;
  923. }
  924. port->pdt = port_msg->peer_device_type;
  925. port->input = port_msg->input_port;
  926. port->mcs = port_msg->mcs;
  927. port->ddps = port_msg->ddps;
  928. port->ldps = port_msg->legacy_device_plug_status;
  929. port->dpcd_rev = port_msg->dpcd_revision;
  930. port->num_sdp_streams = port_msg->num_sdp_streams;
  931. port->num_sdp_stream_sinks = port_msg->num_sdp_stream_sinks;
  932. memcpy(port->guid, port_msg->peer_guid, 16);
  933. /* manage mstb port lists with mgr lock - take a reference
  934. for this list */
  935. if (created) {
  936. mutex_lock(&mstb->mgr->lock);
  937. kref_get(&port->kref);
  938. list_add(&port->next, &mstb->ports);
  939. mutex_unlock(&mstb->mgr->lock);
  940. }
  941. if (old_ddps != port->ddps) {
  942. if (port->ddps) {
  943. drm_dp_check_port_guid(mstb, port);
  944. if (!port->input)
  945. drm_dp_send_enum_path_resources(mstb->mgr, mstb, port);
  946. } else {
  947. port->guid_valid = false;
  948. port->available_pbn = 0;
  949. }
  950. }
  951. if (old_pdt != port->pdt && !port->input) {
  952. drm_dp_port_teardown_pdt(port, old_pdt);
  953. ret = drm_dp_port_setup_pdt(port);
  954. if (ret == true) {
  955. drm_dp_send_link_address(mstb->mgr, port->mstb);
  956. port->mstb->link_address_sent = true;
  957. }
  958. }
  959. if (created && !port->input) {
  960. char proppath[255];
  961. build_mst_prop_path(port, mstb, proppath);
  962. port->connector = (*mstb->mgr->cbs->add_connector)(mstb->mgr, port, proppath);
  963. }
  964. /* put reference to this port */
  965. drm_dp_put_port(port);
  966. }
  967. static void drm_dp_update_port(struct drm_dp_mst_branch *mstb,
  968. struct drm_dp_connection_status_notify *conn_stat)
  969. {
  970. struct drm_dp_mst_port *port;
  971. int old_pdt;
  972. int old_ddps;
  973. bool dowork = false;
  974. port = drm_dp_get_port(mstb, conn_stat->port_number);
  975. if (!port)
  976. return;
  977. old_ddps = port->ddps;
  978. old_pdt = port->pdt;
  979. port->pdt = conn_stat->peer_device_type;
  980. port->mcs = conn_stat->message_capability_status;
  981. port->ldps = conn_stat->legacy_device_plug_status;
  982. port->ddps = conn_stat->displayport_device_plug_status;
  983. if (old_ddps != port->ddps) {
  984. if (port->ddps) {
  985. drm_dp_check_port_guid(mstb, port);
  986. dowork = true;
  987. } else {
  988. port->guid_valid = false;
  989. port->available_pbn = 0;
  990. }
  991. }
  992. if (old_pdt != port->pdt && !port->input) {
  993. drm_dp_port_teardown_pdt(port, old_pdt);
  994. if (drm_dp_port_setup_pdt(port))
  995. dowork = true;
  996. }
  997. drm_dp_put_port(port);
  998. if (dowork)
  999. queue_work(system_long_wq, &mstb->mgr->work);
  1000. }
  1001. static struct drm_dp_mst_branch *drm_dp_get_mst_branch_device(struct drm_dp_mst_topology_mgr *mgr,
  1002. u8 lct, u8 *rad)
  1003. {
  1004. struct drm_dp_mst_branch *mstb;
  1005. struct drm_dp_mst_port *port;
  1006. int i;
  1007. /* find the port by iterating down */
  1008. mstb = mgr->mst_primary;
  1009. for (i = 0; i < lct - 1; i++) {
  1010. int shift = (i % 2) ? 0 : 4;
  1011. int port_num = rad[i / 2] >> shift;
  1012. list_for_each_entry(port, &mstb->ports, next) {
  1013. if (port->port_num == port_num) {
  1014. if (!port->mstb) {
  1015. DRM_ERROR("failed to lookup MSTB with lct %d, rad %02x\n", lct, rad[0]);
  1016. return NULL;
  1017. }
  1018. mstb = port->mstb;
  1019. break;
  1020. }
  1021. }
  1022. }
  1023. kref_get(&mstb->kref);
  1024. return mstb;
  1025. }
  1026. static void drm_dp_check_and_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  1027. struct drm_dp_mst_branch *mstb)
  1028. {
  1029. struct drm_dp_mst_port *port;
  1030. if (!mstb->link_address_sent) {
  1031. drm_dp_send_link_address(mgr, mstb);
  1032. mstb->link_address_sent = true;
  1033. }
  1034. list_for_each_entry(port, &mstb->ports, next) {
  1035. if (port->input)
  1036. continue;
  1037. if (!port->ddps)
  1038. continue;
  1039. if (!port->available_pbn)
  1040. drm_dp_send_enum_path_resources(mgr, mstb, port);
  1041. if (port->mstb)
  1042. drm_dp_check_and_send_link_address(mgr, port->mstb);
  1043. }
  1044. }
  1045. static void drm_dp_mst_link_probe_work(struct work_struct *work)
  1046. {
  1047. struct drm_dp_mst_topology_mgr *mgr = container_of(work, struct drm_dp_mst_topology_mgr, work);
  1048. drm_dp_check_and_send_link_address(mgr, mgr->mst_primary);
  1049. }
  1050. static bool drm_dp_validate_guid(struct drm_dp_mst_topology_mgr *mgr,
  1051. u8 *guid)
  1052. {
  1053. static u8 zero_guid[16];
  1054. if (!memcmp(guid, zero_guid, 16)) {
  1055. u64 salt = get_jiffies_64();
  1056. memcpy(&guid[0], &salt, sizeof(u64));
  1057. memcpy(&guid[8], &salt, sizeof(u64));
  1058. return false;
  1059. }
  1060. return true;
  1061. }
  1062. #if 0
  1063. static int build_dpcd_read(struct drm_dp_sideband_msg_tx *msg, u8 port_num, u32 offset, u8 num_bytes)
  1064. {
  1065. struct drm_dp_sideband_msg_req_body req;
  1066. req.req_type = DP_REMOTE_DPCD_READ;
  1067. req.u.dpcd_read.port_number = port_num;
  1068. req.u.dpcd_read.dpcd_address = offset;
  1069. req.u.dpcd_read.num_bytes = num_bytes;
  1070. drm_dp_encode_sideband_req(&req, msg);
  1071. return 0;
  1072. }
  1073. #endif
  1074. static int drm_dp_send_sideband_msg(struct drm_dp_mst_topology_mgr *mgr,
  1075. bool up, u8 *msg, int len)
  1076. {
  1077. int ret;
  1078. int regbase = up ? DP_SIDEBAND_MSG_UP_REP_BASE : DP_SIDEBAND_MSG_DOWN_REQ_BASE;
  1079. int tosend, total, offset;
  1080. int retries = 0;
  1081. retry:
  1082. total = len;
  1083. offset = 0;
  1084. do {
  1085. tosend = min3(mgr->max_dpcd_transaction_bytes, 16, total);
  1086. ret = drm_dp_dpcd_write(mgr->aux, regbase + offset,
  1087. &msg[offset],
  1088. tosend);
  1089. if (ret != tosend) {
  1090. if (ret == -EIO && retries < 5) {
  1091. retries++;
  1092. goto retry;
  1093. }
  1094. DRM_DEBUG_KMS("failed to dpcd write %d %d\n", tosend, ret);
  1095. WARN(1, "fail\n");
  1096. return -EIO;
  1097. }
  1098. offset += tosend;
  1099. total -= tosend;
  1100. } while (total > 0);
  1101. return 0;
  1102. }
  1103. static int set_hdr_from_dst_qlock(struct drm_dp_sideband_msg_hdr *hdr,
  1104. struct drm_dp_sideband_msg_tx *txmsg)
  1105. {
  1106. struct drm_dp_mst_branch *mstb = txmsg->dst;
  1107. /* both msg slots are full */
  1108. if (txmsg->seqno == -1) {
  1109. if (mstb->tx_slots[0] && mstb->tx_slots[1]) {
  1110. DRM_DEBUG_KMS("%s: failed to find slot\n", __func__);
  1111. return -EAGAIN;
  1112. }
  1113. if (mstb->tx_slots[0] == NULL && mstb->tx_slots[1] == NULL) {
  1114. txmsg->seqno = mstb->last_seqno;
  1115. mstb->last_seqno ^= 1;
  1116. } else if (mstb->tx_slots[0] == NULL)
  1117. txmsg->seqno = 0;
  1118. else
  1119. txmsg->seqno = 1;
  1120. mstb->tx_slots[txmsg->seqno] = txmsg;
  1121. }
  1122. hdr->broadcast = 0;
  1123. hdr->path_msg = txmsg->path_msg;
  1124. hdr->lct = mstb->lct;
  1125. hdr->lcr = mstb->lct - 1;
  1126. if (mstb->lct > 1)
  1127. memcpy(hdr->rad, mstb->rad, mstb->lct / 2);
  1128. hdr->seqno = txmsg->seqno;
  1129. return 0;
  1130. }
  1131. /*
  1132. * process a single block of the next message in the sideband queue
  1133. */
  1134. static int process_single_tx_qlock(struct drm_dp_mst_topology_mgr *mgr,
  1135. struct drm_dp_sideband_msg_tx *txmsg,
  1136. bool up)
  1137. {
  1138. u8 chunk[48];
  1139. struct drm_dp_sideband_msg_hdr hdr;
  1140. int len, space, idx, tosend;
  1141. int ret;
  1142. memset(&hdr, 0, sizeof(struct drm_dp_sideband_msg_hdr));
  1143. if (txmsg->state == DRM_DP_SIDEBAND_TX_QUEUED) {
  1144. txmsg->seqno = -1;
  1145. txmsg->state = DRM_DP_SIDEBAND_TX_START_SEND;
  1146. }
  1147. /* make hdr from dst mst - for replies use seqno
  1148. otherwise assign one */
  1149. ret = set_hdr_from_dst_qlock(&hdr, txmsg);
  1150. if (ret < 0)
  1151. return ret;
  1152. /* amount left to send in this message */
  1153. len = txmsg->cur_len - txmsg->cur_offset;
  1154. /* 48 - sideband msg size - 1 byte for data CRC, x header bytes */
  1155. space = 48 - 1 - drm_dp_calc_sb_hdr_size(&hdr);
  1156. tosend = min(len, space);
  1157. if (len == txmsg->cur_len)
  1158. hdr.somt = 1;
  1159. if (space >= len)
  1160. hdr.eomt = 1;
  1161. hdr.msg_len = tosend + 1;
  1162. drm_dp_encode_sideband_msg_hdr(&hdr, chunk, &idx);
  1163. memcpy(&chunk[idx], &txmsg->msg[txmsg->cur_offset], tosend);
  1164. /* add crc at end */
  1165. drm_dp_crc_sideband_chunk_req(&chunk[idx], tosend);
  1166. idx += tosend + 1;
  1167. ret = drm_dp_send_sideband_msg(mgr, up, chunk, idx);
  1168. if (ret) {
  1169. DRM_DEBUG_KMS("sideband msg failed to send\n");
  1170. return ret;
  1171. }
  1172. txmsg->cur_offset += tosend;
  1173. if (txmsg->cur_offset == txmsg->cur_len) {
  1174. txmsg->state = DRM_DP_SIDEBAND_TX_SENT;
  1175. return 1;
  1176. }
  1177. return 0;
  1178. }
  1179. /* must be called holding qlock */
  1180. static void process_single_down_tx_qlock(struct drm_dp_mst_topology_mgr *mgr)
  1181. {
  1182. struct drm_dp_sideband_msg_tx *txmsg;
  1183. int ret;
  1184. /* construct a chunk from the first msg in the tx_msg queue */
  1185. if (list_empty(&mgr->tx_msg_downq)) {
  1186. mgr->tx_down_in_progress = false;
  1187. return;
  1188. }
  1189. mgr->tx_down_in_progress = true;
  1190. txmsg = list_first_entry(&mgr->tx_msg_downq, struct drm_dp_sideband_msg_tx, next);
  1191. ret = process_single_tx_qlock(mgr, txmsg, false);
  1192. if (ret == 1) {
  1193. /* txmsg is sent it should be in the slots now */
  1194. list_del(&txmsg->next);
  1195. } else if (ret) {
  1196. DRM_DEBUG_KMS("failed to send msg in q %d\n", ret);
  1197. list_del(&txmsg->next);
  1198. if (txmsg->seqno != -1)
  1199. txmsg->dst->tx_slots[txmsg->seqno] = NULL;
  1200. txmsg->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  1201. wake_up(&mgr->tx_waitq);
  1202. }
  1203. if (list_empty(&mgr->tx_msg_downq)) {
  1204. mgr->tx_down_in_progress = false;
  1205. return;
  1206. }
  1207. }
  1208. /* called holding qlock */
  1209. static void process_single_up_tx_qlock(struct drm_dp_mst_topology_mgr *mgr)
  1210. {
  1211. struct drm_dp_sideband_msg_tx *txmsg;
  1212. int ret;
  1213. /* construct a chunk from the first msg in the tx_msg queue */
  1214. if (list_empty(&mgr->tx_msg_upq)) {
  1215. mgr->tx_up_in_progress = false;
  1216. return;
  1217. }
  1218. txmsg = list_first_entry(&mgr->tx_msg_upq, struct drm_dp_sideband_msg_tx, next);
  1219. ret = process_single_tx_qlock(mgr, txmsg, true);
  1220. if (ret == 1) {
  1221. /* up txmsgs aren't put in slots - so free after we send it */
  1222. list_del(&txmsg->next);
  1223. kfree(txmsg);
  1224. } else if (ret)
  1225. DRM_DEBUG_KMS("failed to send msg in q %d\n", ret);
  1226. mgr->tx_up_in_progress = true;
  1227. }
  1228. static void drm_dp_queue_down_tx(struct drm_dp_mst_topology_mgr *mgr,
  1229. struct drm_dp_sideband_msg_tx *txmsg)
  1230. {
  1231. mutex_lock(&mgr->qlock);
  1232. list_add_tail(&txmsg->next, &mgr->tx_msg_downq);
  1233. if (!mgr->tx_down_in_progress)
  1234. process_single_down_tx_qlock(mgr);
  1235. mutex_unlock(&mgr->qlock);
  1236. }
  1237. static int drm_dp_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  1238. struct drm_dp_mst_branch *mstb)
  1239. {
  1240. int len;
  1241. struct drm_dp_sideband_msg_tx *txmsg;
  1242. int ret;
  1243. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1244. if (!txmsg)
  1245. return -ENOMEM;
  1246. txmsg->dst = mstb;
  1247. len = build_link_address(txmsg);
  1248. drm_dp_queue_down_tx(mgr, txmsg);
  1249. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1250. if (ret > 0) {
  1251. int i;
  1252. if (txmsg->reply.reply_type == 1)
  1253. DRM_DEBUG_KMS("link address nak received\n");
  1254. else {
  1255. DRM_DEBUG_KMS("link address reply: %d\n", txmsg->reply.u.link_addr.nports);
  1256. for (i = 0; i < txmsg->reply.u.link_addr.nports; i++) {
  1257. DRM_DEBUG_KMS("port %d: input %d, pdt: %d, pn: %d, dpcd_rev: %02x, mcs: %d, ddps: %d, ldps %d, sdp %d/%d\n", i,
  1258. txmsg->reply.u.link_addr.ports[i].input_port,
  1259. txmsg->reply.u.link_addr.ports[i].peer_device_type,
  1260. txmsg->reply.u.link_addr.ports[i].port_number,
  1261. txmsg->reply.u.link_addr.ports[i].dpcd_revision,
  1262. txmsg->reply.u.link_addr.ports[i].mcs,
  1263. txmsg->reply.u.link_addr.ports[i].ddps,
  1264. txmsg->reply.u.link_addr.ports[i].legacy_device_plug_status,
  1265. txmsg->reply.u.link_addr.ports[i].num_sdp_streams,
  1266. txmsg->reply.u.link_addr.ports[i].num_sdp_stream_sinks);
  1267. }
  1268. for (i = 0; i < txmsg->reply.u.link_addr.nports; i++) {
  1269. drm_dp_add_port(mstb, mgr->dev, &txmsg->reply.u.link_addr.ports[i]);
  1270. }
  1271. (*mgr->cbs->hotplug)(mgr);
  1272. }
  1273. } else
  1274. DRM_DEBUG_KMS("link address failed %d\n", ret);
  1275. kfree(txmsg);
  1276. return 0;
  1277. }
  1278. static int drm_dp_send_enum_path_resources(struct drm_dp_mst_topology_mgr *mgr,
  1279. struct drm_dp_mst_branch *mstb,
  1280. struct drm_dp_mst_port *port)
  1281. {
  1282. int len;
  1283. struct drm_dp_sideband_msg_tx *txmsg;
  1284. int ret;
  1285. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1286. if (!txmsg)
  1287. return -ENOMEM;
  1288. txmsg->dst = mstb;
  1289. len = build_enum_path_resources(txmsg, port->port_num);
  1290. drm_dp_queue_down_tx(mgr, txmsg);
  1291. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1292. if (ret > 0) {
  1293. if (txmsg->reply.reply_type == 1)
  1294. DRM_DEBUG_KMS("enum path resources nak received\n");
  1295. else {
  1296. if (port->port_num != txmsg->reply.u.path_resources.port_number)
  1297. DRM_ERROR("got incorrect port in response\n");
  1298. DRM_DEBUG_KMS("enum path resources %d: %d %d\n", txmsg->reply.u.path_resources.port_number, txmsg->reply.u.path_resources.full_payload_bw_number,
  1299. txmsg->reply.u.path_resources.avail_payload_bw_number);
  1300. port->available_pbn = txmsg->reply.u.path_resources.avail_payload_bw_number;
  1301. }
  1302. }
  1303. kfree(txmsg);
  1304. return 0;
  1305. }
  1306. static int drm_dp_payload_send_msg(struct drm_dp_mst_topology_mgr *mgr,
  1307. struct drm_dp_mst_port *port,
  1308. int id,
  1309. int pbn)
  1310. {
  1311. struct drm_dp_sideband_msg_tx *txmsg;
  1312. struct drm_dp_mst_branch *mstb;
  1313. int len, ret;
  1314. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  1315. if (!mstb)
  1316. return -EINVAL;
  1317. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1318. if (!txmsg) {
  1319. ret = -ENOMEM;
  1320. goto fail_put;
  1321. }
  1322. txmsg->dst = mstb;
  1323. len = build_allocate_payload(txmsg, port->port_num,
  1324. id,
  1325. pbn);
  1326. drm_dp_queue_down_tx(mgr, txmsg);
  1327. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1328. if (ret > 0) {
  1329. if (txmsg->reply.reply_type == 1) {
  1330. ret = -EINVAL;
  1331. } else
  1332. ret = 0;
  1333. }
  1334. kfree(txmsg);
  1335. fail_put:
  1336. drm_dp_put_mst_branch_device(mstb);
  1337. return ret;
  1338. }
  1339. static int drm_dp_create_payload_step1(struct drm_dp_mst_topology_mgr *mgr,
  1340. int id,
  1341. struct drm_dp_payload *payload)
  1342. {
  1343. int ret;
  1344. ret = drm_dp_dpcd_write_payload(mgr, id, payload);
  1345. if (ret < 0) {
  1346. payload->payload_state = 0;
  1347. return ret;
  1348. }
  1349. payload->payload_state = DP_PAYLOAD_LOCAL;
  1350. return 0;
  1351. }
  1352. static int drm_dp_create_payload_step2(struct drm_dp_mst_topology_mgr *mgr,
  1353. struct drm_dp_mst_port *port,
  1354. int id,
  1355. struct drm_dp_payload *payload)
  1356. {
  1357. int ret;
  1358. ret = drm_dp_payload_send_msg(mgr, port, id, port->vcpi.pbn);
  1359. if (ret < 0)
  1360. return ret;
  1361. payload->payload_state = DP_PAYLOAD_REMOTE;
  1362. return ret;
  1363. }
  1364. static int drm_dp_destroy_payload_step1(struct drm_dp_mst_topology_mgr *mgr,
  1365. struct drm_dp_mst_port *port,
  1366. int id,
  1367. struct drm_dp_payload *payload)
  1368. {
  1369. DRM_DEBUG_KMS("\n");
  1370. /* its okay for these to fail */
  1371. if (port) {
  1372. drm_dp_payload_send_msg(mgr, port, id, 0);
  1373. }
  1374. drm_dp_dpcd_write_payload(mgr, id, payload);
  1375. payload->payload_state = 0;
  1376. return 0;
  1377. }
  1378. static int drm_dp_destroy_payload_step2(struct drm_dp_mst_topology_mgr *mgr,
  1379. int id,
  1380. struct drm_dp_payload *payload)
  1381. {
  1382. payload->payload_state = 0;
  1383. return 0;
  1384. }
  1385. /**
  1386. * drm_dp_update_payload_part1() - Execute payload update part 1
  1387. * @mgr: manager to use.
  1388. *
  1389. * This iterates over all proposed virtual channels, and tries to
  1390. * allocate space in the link for them. For 0->slots transitions,
  1391. * this step just writes the VCPI to the MST device. For slots->0
  1392. * transitions, this writes the updated VCPIs and removes the
  1393. * remote VC payloads.
  1394. *
  1395. * after calling this the driver should generate ACT and payload
  1396. * packets.
  1397. */
  1398. int drm_dp_update_payload_part1(struct drm_dp_mst_topology_mgr *mgr)
  1399. {
  1400. int i;
  1401. int cur_slots = 1;
  1402. struct drm_dp_payload req_payload;
  1403. struct drm_dp_mst_port *port;
  1404. mutex_lock(&mgr->payload_lock);
  1405. for (i = 0; i < mgr->max_payloads; i++) {
  1406. /* solve the current payloads - compare to the hw ones
  1407. - update the hw view */
  1408. req_payload.start_slot = cur_slots;
  1409. if (mgr->proposed_vcpis[i]) {
  1410. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  1411. req_payload.num_slots = mgr->proposed_vcpis[i]->num_slots;
  1412. } else {
  1413. port = NULL;
  1414. req_payload.num_slots = 0;
  1415. }
  1416. /* work out what is required to happen with this payload */
  1417. if (mgr->payloads[i].start_slot != req_payload.start_slot ||
  1418. mgr->payloads[i].num_slots != req_payload.num_slots) {
  1419. /* need to push an update for this payload */
  1420. if (req_payload.num_slots) {
  1421. drm_dp_create_payload_step1(mgr, i + 1, &req_payload);
  1422. mgr->payloads[i].num_slots = req_payload.num_slots;
  1423. } else if (mgr->payloads[i].num_slots) {
  1424. mgr->payloads[i].num_slots = 0;
  1425. drm_dp_destroy_payload_step1(mgr, port, i + 1, &mgr->payloads[i]);
  1426. req_payload.payload_state = mgr->payloads[i].payload_state;
  1427. } else
  1428. req_payload.payload_state = 0;
  1429. mgr->payloads[i].start_slot = req_payload.start_slot;
  1430. mgr->payloads[i].payload_state = req_payload.payload_state;
  1431. }
  1432. cur_slots += req_payload.num_slots;
  1433. }
  1434. mutex_unlock(&mgr->payload_lock);
  1435. return 0;
  1436. }
  1437. EXPORT_SYMBOL(drm_dp_update_payload_part1);
  1438. /**
  1439. * drm_dp_update_payload_part2() - Execute payload update part 2
  1440. * @mgr: manager to use.
  1441. *
  1442. * This iterates over all proposed virtual channels, and tries to
  1443. * allocate space in the link for them. For 0->slots transitions,
  1444. * this step writes the remote VC payload commands. For slots->0
  1445. * this just resets some internal state.
  1446. */
  1447. int drm_dp_update_payload_part2(struct drm_dp_mst_topology_mgr *mgr)
  1448. {
  1449. struct drm_dp_mst_port *port;
  1450. int i;
  1451. int ret = 0;
  1452. mutex_lock(&mgr->payload_lock);
  1453. for (i = 0; i < mgr->max_payloads; i++) {
  1454. if (!mgr->proposed_vcpis[i])
  1455. continue;
  1456. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  1457. DRM_DEBUG_KMS("payload %d %d\n", i, mgr->payloads[i].payload_state);
  1458. if (mgr->payloads[i].payload_state == DP_PAYLOAD_LOCAL) {
  1459. ret = drm_dp_create_payload_step2(mgr, port, i + 1, &mgr->payloads[i]);
  1460. } else if (mgr->payloads[i].payload_state == DP_PAYLOAD_DELETE_LOCAL) {
  1461. ret = drm_dp_destroy_payload_step2(mgr, i + 1, &mgr->payloads[i]);
  1462. }
  1463. if (ret) {
  1464. mutex_unlock(&mgr->payload_lock);
  1465. return ret;
  1466. }
  1467. }
  1468. mutex_unlock(&mgr->payload_lock);
  1469. return 0;
  1470. }
  1471. EXPORT_SYMBOL(drm_dp_update_payload_part2);
  1472. #if 0 /* unused as of yet */
  1473. static int drm_dp_send_dpcd_read(struct drm_dp_mst_topology_mgr *mgr,
  1474. struct drm_dp_mst_port *port,
  1475. int offset, int size)
  1476. {
  1477. int len;
  1478. struct drm_dp_sideband_msg_tx *txmsg;
  1479. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1480. if (!txmsg)
  1481. return -ENOMEM;
  1482. len = build_dpcd_read(txmsg, port->port_num, 0, 8);
  1483. txmsg->dst = port->parent;
  1484. drm_dp_queue_down_tx(mgr, txmsg);
  1485. return 0;
  1486. }
  1487. #endif
  1488. static int drm_dp_send_dpcd_write(struct drm_dp_mst_topology_mgr *mgr,
  1489. struct drm_dp_mst_port *port,
  1490. int offset, int size, u8 *bytes)
  1491. {
  1492. int len;
  1493. int ret;
  1494. struct drm_dp_sideband_msg_tx *txmsg;
  1495. struct drm_dp_mst_branch *mstb;
  1496. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  1497. if (!mstb)
  1498. return -EINVAL;
  1499. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1500. if (!txmsg) {
  1501. ret = -ENOMEM;
  1502. goto fail_put;
  1503. }
  1504. len = build_dpcd_write(txmsg, port->port_num, offset, size, bytes);
  1505. txmsg->dst = mstb;
  1506. drm_dp_queue_down_tx(mgr, txmsg);
  1507. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1508. if (ret > 0) {
  1509. if (txmsg->reply.reply_type == 1) {
  1510. ret = -EINVAL;
  1511. } else
  1512. ret = 0;
  1513. }
  1514. kfree(txmsg);
  1515. fail_put:
  1516. drm_dp_put_mst_branch_device(mstb);
  1517. return ret;
  1518. }
  1519. static int drm_dp_encode_up_ack_reply(struct drm_dp_sideband_msg_tx *msg, u8 req_type)
  1520. {
  1521. struct drm_dp_sideband_msg_reply_body reply;
  1522. reply.reply_type = 1;
  1523. reply.req_type = req_type;
  1524. drm_dp_encode_sideband_reply(&reply, msg);
  1525. return 0;
  1526. }
  1527. static int drm_dp_send_up_ack_reply(struct drm_dp_mst_topology_mgr *mgr,
  1528. struct drm_dp_mst_branch *mstb,
  1529. int req_type, int seqno, bool broadcast)
  1530. {
  1531. struct drm_dp_sideband_msg_tx *txmsg;
  1532. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1533. if (!txmsg)
  1534. return -ENOMEM;
  1535. txmsg->dst = mstb;
  1536. txmsg->seqno = seqno;
  1537. drm_dp_encode_up_ack_reply(txmsg, req_type);
  1538. mutex_lock(&mgr->qlock);
  1539. list_add_tail(&txmsg->next, &mgr->tx_msg_upq);
  1540. if (!mgr->tx_up_in_progress) {
  1541. process_single_up_tx_qlock(mgr);
  1542. }
  1543. mutex_unlock(&mgr->qlock);
  1544. return 0;
  1545. }
  1546. static int drm_dp_get_vc_payload_bw(int dp_link_bw, int dp_link_count)
  1547. {
  1548. switch (dp_link_bw) {
  1549. case DP_LINK_BW_1_62:
  1550. return 3 * dp_link_count;
  1551. case DP_LINK_BW_2_7:
  1552. return 5 * dp_link_count;
  1553. case DP_LINK_BW_5_4:
  1554. return 10 * dp_link_count;
  1555. }
  1556. return 0;
  1557. }
  1558. /**
  1559. * drm_dp_mst_topology_mgr_set_mst() - Set the MST state for a topology manager
  1560. * @mgr: manager to set state for
  1561. * @mst_state: true to enable MST on this connector - false to disable.
  1562. *
  1563. * This is called by the driver when it detects an MST capable device plugged
  1564. * into a DP MST capable port, or when a DP MST capable device is unplugged.
  1565. */
  1566. int drm_dp_mst_topology_mgr_set_mst(struct drm_dp_mst_topology_mgr *mgr, bool mst_state)
  1567. {
  1568. int ret = 0;
  1569. struct drm_dp_mst_branch *mstb = NULL;
  1570. mutex_lock(&mgr->lock);
  1571. if (mst_state == mgr->mst_state)
  1572. goto out_unlock;
  1573. mgr->mst_state = mst_state;
  1574. /* set the device into MST mode */
  1575. if (mst_state) {
  1576. WARN_ON(mgr->mst_primary);
  1577. /* get dpcd info */
  1578. ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE);
  1579. if (ret != DP_RECEIVER_CAP_SIZE) {
  1580. DRM_DEBUG_KMS("failed to read DPCD\n");
  1581. goto out_unlock;
  1582. }
  1583. mgr->pbn_div = drm_dp_get_vc_payload_bw(mgr->dpcd[1], mgr->dpcd[2] & DP_MAX_LANE_COUNT_MASK);
  1584. mgr->total_pbn = 2560;
  1585. mgr->total_slots = DIV_ROUND_UP(mgr->total_pbn, mgr->pbn_div);
  1586. mgr->avail_slots = mgr->total_slots;
  1587. /* add initial branch device at LCT 1 */
  1588. mstb = drm_dp_add_mst_branch_device(1, NULL);
  1589. if (mstb == NULL) {
  1590. ret = -ENOMEM;
  1591. goto out_unlock;
  1592. }
  1593. mstb->mgr = mgr;
  1594. /* give this the main reference */
  1595. mgr->mst_primary = mstb;
  1596. kref_get(&mgr->mst_primary->kref);
  1597. {
  1598. struct drm_dp_payload reset_pay;
  1599. reset_pay.start_slot = 0;
  1600. reset_pay.num_slots = 0x3f;
  1601. drm_dp_dpcd_write_payload(mgr, 0, &reset_pay);
  1602. }
  1603. ret = drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1604. DP_MST_EN | DP_UP_REQ_EN | DP_UPSTREAM_IS_SRC);
  1605. if (ret < 0) {
  1606. goto out_unlock;
  1607. }
  1608. /* sort out guid */
  1609. ret = drm_dp_dpcd_read(mgr->aux, DP_GUID, mgr->guid, 16);
  1610. if (ret != 16) {
  1611. DRM_DEBUG_KMS("failed to read DP GUID %d\n", ret);
  1612. goto out_unlock;
  1613. }
  1614. mgr->guid_valid = drm_dp_validate_guid(mgr, mgr->guid);
  1615. if (!mgr->guid_valid) {
  1616. ret = drm_dp_dpcd_write(mgr->aux, DP_GUID, mgr->guid, 16);
  1617. mgr->guid_valid = true;
  1618. }
  1619. queue_work(system_long_wq, &mgr->work);
  1620. ret = 0;
  1621. } else {
  1622. /* disable MST on the device */
  1623. mstb = mgr->mst_primary;
  1624. mgr->mst_primary = NULL;
  1625. /* this can fail if the device is gone */
  1626. drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL, 0);
  1627. ret = 0;
  1628. memset(mgr->payloads, 0, mgr->max_payloads * sizeof(struct drm_dp_payload));
  1629. mgr->payload_mask = 0;
  1630. set_bit(0, &mgr->payload_mask);
  1631. }
  1632. out_unlock:
  1633. mutex_unlock(&mgr->lock);
  1634. if (mstb)
  1635. drm_dp_put_mst_branch_device(mstb);
  1636. return ret;
  1637. }
  1638. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_set_mst);
  1639. /**
  1640. * drm_dp_mst_topology_mgr_suspend() - suspend the MST manager
  1641. * @mgr: manager to suspend
  1642. *
  1643. * This function tells the MST device that we can't handle UP messages
  1644. * anymore. This should stop it from sending any since we are suspended.
  1645. */
  1646. void drm_dp_mst_topology_mgr_suspend(struct drm_dp_mst_topology_mgr *mgr)
  1647. {
  1648. mutex_lock(&mgr->lock);
  1649. drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1650. DP_MST_EN | DP_UPSTREAM_IS_SRC);
  1651. mutex_unlock(&mgr->lock);
  1652. }
  1653. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_suspend);
  1654. /**
  1655. * drm_dp_mst_topology_mgr_resume() - resume the MST manager
  1656. * @mgr: manager to resume
  1657. *
  1658. * This will fetch DPCD and see if the device is still there,
  1659. * if it is, it will rewrite the MSTM control bits, and return.
  1660. *
  1661. * if the device fails this returns -1, and the driver should do
  1662. * a full MST reprobe, in case we were undocked.
  1663. */
  1664. int drm_dp_mst_topology_mgr_resume(struct drm_dp_mst_topology_mgr *mgr)
  1665. {
  1666. int ret = 0;
  1667. mutex_lock(&mgr->lock);
  1668. if (mgr->mst_primary) {
  1669. int sret;
  1670. sret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE);
  1671. if (sret != DP_RECEIVER_CAP_SIZE) {
  1672. DRM_DEBUG_KMS("dpcd read failed - undocked during suspend?\n");
  1673. ret = -1;
  1674. goto out_unlock;
  1675. }
  1676. ret = drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1677. DP_MST_EN | DP_UP_REQ_EN | DP_UPSTREAM_IS_SRC);
  1678. if (ret < 0) {
  1679. DRM_DEBUG_KMS("mst write failed - undocked during suspend?\n");
  1680. ret = -1;
  1681. goto out_unlock;
  1682. }
  1683. ret = 0;
  1684. } else
  1685. ret = -1;
  1686. out_unlock:
  1687. mutex_unlock(&mgr->lock);
  1688. return ret;
  1689. }
  1690. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_resume);
  1691. static void drm_dp_get_one_sb_msg(struct drm_dp_mst_topology_mgr *mgr, bool up)
  1692. {
  1693. int len;
  1694. u8 replyblock[32];
  1695. int replylen, origlen, curreply;
  1696. int ret;
  1697. struct drm_dp_sideband_msg_rx *msg;
  1698. int basereg = up ? DP_SIDEBAND_MSG_UP_REQ_BASE : DP_SIDEBAND_MSG_DOWN_REP_BASE;
  1699. msg = up ? &mgr->up_req_recv : &mgr->down_rep_recv;
  1700. len = min(mgr->max_dpcd_transaction_bytes, 16);
  1701. ret = drm_dp_dpcd_read(mgr->aux, basereg,
  1702. replyblock, len);
  1703. if (ret != len) {
  1704. DRM_DEBUG_KMS("failed to read DPCD down rep %d %d\n", len, ret);
  1705. return;
  1706. }
  1707. ret = drm_dp_sideband_msg_build(msg, replyblock, len, true);
  1708. if (!ret) {
  1709. DRM_DEBUG_KMS("sideband msg build failed %d\n", replyblock[0]);
  1710. return;
  1711. }
  1712. replylen = msg->curchunk_len + msg->curchunk_hdrlen;
  1713. origlen = replylen;
  1714. replylen -= len;
  1715. curreply = len;
  1716. while (replylen > 0) {
  1717. len = min3(replylen, mgr->max_dpcd_transaction_bytes, 16);
  1718. ret = drm_dp_dpcd_read(mgr->aux, basereg + curreply,
  1719. replyblock, len);
  1720. if (ret != len) {
  1721. DRM_DEBUG_KMS("failed to read a chunk\n");
  1722. }
  1723. ret = drm_dp_sideband_msg_build(msg, replyblock, len, false);
  1724. if (ret == false)
  1725. DRM_DEBUG_KMS("failed to build sideband msg\n");
  1726. curreply += len;
  1727. replylen -= len;
  1728. }
  1729. }
  1730. static int drm_dp_mst_handle_down_rep(struct drm_dp_mst_topology_mgr *mgr)
  1731. {
  1732. int ret = 0;
  1733. drm_dp_get_one_sb_msg(mgr, false);
  1734. if (mgr->down_rep_recv.have_eomt) {
  1735. struct drm_dp_sideband_msg_tx *txmsg;
  1736. struct drm_dp_mst_branch *mstb;
  1737. int slot = -1;
  1738. mstb = drm_dp_get_mst_branch_device(mgr,
  1739. mgr->down_rep_recv.initial_hdr.lct,
  1740. mgr->down_rep_recv.initial_hdr.rad);
  1741. if (!mstb) {
  1742. DRM_DEBUG_KMS("Got MST reply from unknown device %d\n", mgr->down_rep_recv.initial_hdr.lct);
  1743. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1744. return 0;
  1745. }
  1746. /* find the message */
  1747. slot = mgr->down_rep_recv.initial_hdr.seqno;
  1748. mutex_lock(&mgr->qlock);
  1749. txmsg = mstb->tx_slots[slot];
  1750. /* remove from slots */
  1751. mutex_unlock(&mgr->qlock);
  1752. if (!txmsg) {
  1753. DRM_DEBUG_KMS("Got MST reply with no msg %p %d %d %02x %02x\n",
  1754. mstb,
  1755. mgr->down_rep_recv.initial_hdr.seqno,
  1756. mgr->down_rep_recv.initial_hdr.lct,
  1757. mgr->down_rep_recv.initial_hdr.rad[0],
  1758. mgr->down_rep_recv.msg[0]);
  1759. drm_dp_put_mst_branch_device(mstb);
  1760. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1761. return 0;
  1762. }
  1763. drm_dp_sideband_parse_reply(&mgr->down_rep_recv, &txmsg->reply);
  1764. if (txmsg->reply.reply_type == 1) {
  1765. DRM_DEBUG_KMS("Got NAK reply: req 0x%02x, reason 0x%02x, nak data 0x%02x\n", txmsg->reply.req_type, txmsg->reply.u.nak.reason, txmsg->reply.u.nak.nak_data);
  1766. }
  1767. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1768. drm_dp_put_mst_branch_device(mstb);
  1769. mutex_lock(&mgr->qlock);
  1770. txmsg->state = DRM_DP_SIDEBAND_TX_RX;
  1771. mstb->tx_slots[slot] = NULL;
  1772. mutex_unlock(&mgr->qlock);
  1773. wake_up(&mgr->tx_waitq);
  1774. }
  1775. return ret;
  1776. }
  1777. static int drm_dp_mst_handle_up_req(struct drm_dp_mst_topology_mgr *mgr)
  1778. {
  1779. int ret = 0;
  1780. drm_dp_get_one_sb_msg(mgr, true);
  1781. if (mgr->up_req_recv.have_eomt) {
  1782. struct drm_dp_sideband_msg_req_body msg;
  1783. struct drm_dp_mst_branch *mstb;
  1784. bool seqno;
  1785. mstb = drm_dp_get_mst_branch_device(mgr,
  1786. mgr->up_req_recv.initial_hdr.lct,
  1787. mgr->up_req_recv.initial_hdr.rad);
  1788. if (!mstb) {
  1789. DRM_DEBUG_KMS("Got MST reply from unknown device %d\n", mgr->up_req_recv.initial_hdr.lct);
  1790. memset(&mgr->up_req_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1791. return 0;
  1792. }
  1793. seqno = mgr->up_req_recv.initial_hdr.seqno;
  1794. drm_dp_sideband_parse_req(&mgr->up_req_recv, &msg);
  1795. if (msg.req_type == DP_CONNECTION_STATUS_NOTIFY) {
  1796. drm_dp_send_up_ack_reply(mgr, mstb, msg.req_type, seqno, false);
  1797. drm_dp_update_port(mstb, &msg.u.conn_stat);
  1798. DRM_DEBUG_KMS("Got CSN: pn: %d ldps:%d ddps: %d mcs: %d ip: %d pdt: %d\n", msg.u.conn_stat.port_number, msg.u.conn_stat.legacy_device_plug_status, msg.u.conn_stat.displayport_device_plug_status, msg.u.conn_stat.message_capability_status, msg.u.conn_stat.input_port, msg.u.conn_stat.peer_device_type);
  1799. (*mgr->cbs->hotplug)(mgr);
  1800. } else if (msg.req_type == DP_RESOURCE_STATUS_NOTIFY) {
  1801. drm_dp_send_up_ack_reply(mgr, mstb, msg.req_type, seqno, false);
  1802. DRM_DEBUG_KMS("Got RSN: pn: %d avail_pbn %d\n", msg.u.resource_stat.port_number, msg.u.resource_stat.available_pbn);
  1803. }
  1804. drm_dp_put_mst_branch_device(mstb);
  1805. memset(&mgr->up_req_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1806. }
  1807. return ret;
  1808. }
  1809. /**
  1810. * drm_dp_mst_hpd_irq() - MST hotplug IRQ notify
  1811. * @mgr: manager to notify irq for.
  1812. * @esi: 4 bytes from SINK_COUNT_ESI
  1813. *
  1814. * This should be called from the driver when it detects a short IRQ,
  1815. * along with the value of the DEVICE_SERVICE_IRQ_VECTOR_ESI0. The
  1816. * topology manager will process the sideband messages received as a result
  1817. * of this.
  1818. */
  1819. int drm_dp_mst_hpd_irq(struct drm_dp_mst_topology_mgr *mgr, u8 *esi, bool *handled)
  1820. {
  1821. int ret = 0;
  1822. int sc;
  1823. *handled = false;
  1824. sc = esi[0] & 0x3f;
  1825. if (sc != mgr->sink_count) {
  1826. mgr->sink_count = sc;
  1827. *handled = true;
  1828. }
  1829. if (esi[1] & DP_DOWN_REP_MSG_RDY) {
  1830. ret = drm_dp_mst_handle_down_rep(mgr);
  1831. *handled = true;
  1832. }
  1833. if (esi[1] & DP_UP_REQ_MSG_RDY) {
  1834. ret |= drm_dp_mst_handle_up_req(mgr);
  1835. *handled = true;
  1836. }
  1837. drm_dp_mst_kick_tx(mgr);
  1838. return ret;
  1839. }
  1840. EXPORT_SYMBOL(drm_dp_mst_hpd_irq);
  1841. /**
  1842. * drm_dp_mst_detect_port() - get connection status for an MST port
  1843. * @mgr: manager for this port
  1844. * @port: unverified pointer to a port
  1845. *
  1846. * This returns the current connection state for a port. It validates the
  1847. * port pointer still exists so the caller doesn't require a reference
  1848. */
  1849. enum drm_connector_status drm_dp_mst_detect_port(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1850. {
  1851. enum drm_connector_status status = connector_status_disconnected;
  1852. /* we need to search for the port in the mgr in case its gone */
  1853. port = drm_dp_get_validated_port_ref(mgr, port);
  1854. if (!port)
  1855. return connector_status_disconnected;
  1856. if (!port->ddps)
  1857. goto out;
  1858. switch (port->pdt) {
  1859. case DP_PEER_DEVICE_NONE:
  1860. case DP_PEER_DEVICE_MST_BRANCHING:
  1861. break;
  1862. case DP_PEER_DEVICE_SST_SINK:
  1863. status = connector_status_connected;
  1864. break;
  1865. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  1866. if (port->ldps)
  1867. status = connector_status_connected;
  1868. break;
  1869. }
  1870. out:
  1871. drm_dp_put_port(port);
  1872. return status;
  1873. }
  1874. EXPORT_SYMBOL(drm_dp_mst_detect_port);
  1875. /**
  1876. * drm_dp_mst_get_edid() - get EDID for an MST port
  1877. * @connector: toplevel connector to get EDID for
  1878. * @mgr: manager for this port
  1879. * @port: unverified pointer to a port.
  1880. *
  1881. * This returns an EDID for the port connected to a connector,
  1882. * It validates the pointer still exists so the caller doesn't require a
  1883. * reference.
  1884. */
  1885. struct edid *drm_dp_mst_get_edid(struct drm_connector *connector, struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1886. {
  1887. struct edid *edid = NULL;
  1888. /* we need to search for the port in the mgr in case its gone */
  1889. port = drm_dp_get_validated_port_ref(mgr, port);
  1890. if (!port)
  1891. return NULL;
  1892. edid = drm_get_edid(connector, &port->aux.ddc);
  1893. drm_dp_put_port(port);
  1894. return edid;
  1895. }
  1896. EXPORT_SYMBOL(drm_dp_mst_get_edid);
  1897. /**
  1898. * drm_dp_find_vcpi_slots() - find slots for this PBN value
  1899. * @mgr: manager to use
  1900. * @pbn: payload bandwidth to convert into slots.
  1901. */
  1902. int drm_dp_find_vcpi_slots(struct drm_dp_mst_topology_mgr *mgr,
  1903. int pbn)
  1904. {
  1905. int num_slots;
  1906. num_slots = DIV_ROUND_UP(pbn, mgr->pbn_div);
  1907. if (num_slots > mgr->avail_slots)
  1908. return -ENOSPC;
  1909. return num_slots;
  1910. }
  1911. EXPORT_SYMBOL(drm_dp_find_vcpi_slots);
  1912. static int drm_dp_init_vcpi(struct drm_dp_mst_topology_mgr *mgr,
  1913. struct drm_dp_vcpi *vcpi, int pbn)
  1914. {
  1915. int num_slots;
  1916. int ret;
  1917. num_slots = DIV_ROUND_UP(pbn, mgr->pbn_div);
  1918. if (num_slots > mgr->avail_slots)
  1919. return -ENOSPC;
  1920. vcpi->pbn = pbn;
  1921. vcpi->aligned_pbn = num_slots * mgr->pbn_div;
  1922. vcpi->num_slots = num_slots;
  1923. ret = drm_dp_mst_assign_payload_id(mgr, vcpi);
  1924. if (ret < 0)
  1925. return ret;
  1926. return 0;
  1927. }
  1928. /**
  1929. * drm_dp_mst_allocate_vcpi() - Allocate a virtual channel
  1930. * @mgr: manager for this port
  1931. * @port: port to allocate a virtual channel for.
  1932. * @pbn: payload bandwidth number to request
  1933. * @slots: returned number of slots for this PBN.
  1934. */
  1935. bool drm_dp_mst_allocate_vcpi(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, int pbn, int *slots)
  1936. {
  1937. int ret;
  1938. port = drm_dp_get_validated_port_ref(mgr, port);
  1939. if (!port)
  1940. return false;
  1941. if (port->vcpi.vcpi > 0) {
  1942. DRM_DEBUG_KMS("payload: vcpi %d already allocated for pbn %d - requested pbn %d\n", port->vcpi.vcpi, port->vcpi.pbn, pbn);
  1943. if (pbn == port->vcpi.pbn) {
  1944. *slots = port->vcpi.num_slots;
  1945. return true;
  1946. }
  1947. }
  1948. ret = drm_dp_init_vcpi(mgr, &port->vcpi, pbn);
  1949. if (ret) {
  1950. DRM_DEBUG_KMS("failed to init vcpi %d %d %d\n", DIV_ROUND_UP(pbn, mgr->pbn_div), mgr->avail_slots, ret);
  1951. goto out;
  1952. }
  1953. DRM_DEBUG_KMS("initing vcpi for %d %d\n", pbn, port->vcpi.num_slots);
  1954. *slots = port->vcpi.num_slots;
  1955. drm_dp_put_port(port);
  1956. return true;
  1957. out:
  1958. return false;
  1959. }
  1960. EXPORT_SYMBOL(drm_dp_mst_allocate_vcpi);
  1961. /**
  1962. * drm_dp_mst_reset_vcpi_slots() - Reset number of slots to 0 for VCPI
  1963. * @mgr: manager for this port
  1964. * @port: unverified pointer to a port.
  1965. *
  1966. * This just resets the number of slots for the ports VCPI for later programming.
  1967. */
  1968. void drm_dp_mst_reset_vcpi_slots(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1969. {
  1970. port = drm_dp_get_validated_port_ref(mgr, port);
  1971. if (!port)
  1972. return;
  1973. port->vcpi.num_slots = 0;
  1974. drm_dp_put_port(port);
  1975. }
  1976. EXPORT_SYMBOL(drm_dp_mst_reset_vcpi_slots);
  1977. /**
  1978. * drm_dp_mst_deallocate_vcpi() - deallocate a VCPI
  1979. * @mgr: manager for this port
  1980. * @port: unverified port to deallocate vcpi for
  1981. */
  1982. void drm_dp_mst_deallocate_vcpi(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1983. {
  1984. port = drm_dp_get_validated_port_ref(mgr, port);
  1985. if (!port)
  1986. return;
  1987. drm_dp_mst_put_payload_id(mgr, port->vcpi.vcpi);
  1988. port->vcpi.num_slots = 0;
  1989. port->vcpi.pbn = 0;
  1990. port->vcpi.aligned_pbn = 0;
  1991. port->vcpi.vcpi = 0;
  1992. drm_dp_put_port(port);
  1993. }
  1994. EXPORT_SYMBOL(drm_dp_mst_deallocate_vcpi);
  1995. static int drm_dp_dpcd_write_payload(struct drm_dp_mst_topology_mgr *mgr,
  1996. int id, struct drm_dp_payload *payload)
  1997. {
  1998. u8 payload_alloc[3], status;
  1999. int ret;
  2000. int retries = 0;
  2001. drm_dp_dpcd_writeb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS,
  2002. DP_PAYLOAD_TABLE_UPDATED);
  2003. payload_alloc[0] = id;
  2004. payload_alloc[1] = payload->start_slot;
  2005. payload_alloc[2] = payload->num_slots;
  2006. ret = drm_dp_dpcd_write(mgr->aux, DP_PAYLOAD_ALLOCATE_SET, payload_alloc, 3);
  2007. if (ret != 3) {
  2008. DRM_DEBUG_KMS("failed to write payload allocation %d\n", ret);
  2009. goto fail;
  2010. }
  2011. retry:
  2012. ret = drm_dp_dpcd_readb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS, &status);
  2013. if (ret < 0) {
  2014. DRM_DEBUG_KMS("failed to read payload table status %d\n", ret);
  2015. goto fail;
  2016. }
  2017. if (!(status & DP_PAYLOAD_TABLE_UPDATED)) {
  2018. retries++;
  2019. if (retries < 20) {
  2020. usleep_range(10000, 20000);
  2021. goto retry;
  2022. }
  2023. DRM_DEBUG_KMS("status not set after read payload table status %d\n", status);
  2024. ret = -EINVAL;
  2025. goto fail;
  2026. }
  2027. ret = 0;
  2028. fail:
  2029. return ret;
  2030. }
  2031. /**
  2032. * drm_dp_check_act_status() - Check ACT handled status.
  2033. * @mgr: manager to use
  2034. *
  2035. * Check the payload status bits in the DPCD for ACT handled completion.
  2036. */
  2037. int drm_dp_check_act_status(struct drm_dp_mst_topology_mgr *mgr)
  2038. {
  2039. u8 status;
  2040. int ret;
  2041. int count = 0;
  2042. do {
  2043. ret = drm_dp_dpcd_readb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS, &status);
  2044. if (ret < 0) {
  2045. DRM_DEBUG_KMS("failed to read payload table status %d\n", ret);
  2046. goto fail;
  2047. }
  2048. if (status & DP_PAYLOAD_ACT_HANDLED)
  2049. break;
  2050. count++;
  2051. udelay(100);
  2052. } while (count < 30);
  2053. if (!(status & DP_PAYLOAD_ACT_HANDLED)) {
  2054. DRM_DEBUG_KMS("failed to get ACT bit %d after %d retries\n", status, count);
  2055. ret = -EINVAL;
  2056. goto fail;
  2057. }
  2058. return 0;
  2059. fail:
  2060. return ret;
  2061. }
  2062. EXPORT_SYMBOL(drm_dp_check_act_status);
  2063. /**
  2064. * drm_dp_calc_pbn_mode() - Calculate the PBN for a mode.
  2065. * @clock: dot clock for the mode
  2066. * @bpp: bpp for the mode.
  2067. *
  2068. * This uses the formula in the spec to calculate the PBN value for a mode.
  2069. */
  2070. int drm_dp_calc_pbn_mode(int clock, int bpp)
  2071. {
  2072. fixed20_12 pix_bw;
  2073. fixed20_12 fbpp;
  2074. fixed20_12 result;
  2075. fixed20_12 margin, tmp;
  2076. u32 res;
  2077. pix_bw.full = dfixed_const(clock);
  2078. fbpp.full = dfixed_const(bpp);
  2079. tmp.full = dfixed_const(8);
  2080. fbpp.full = dfixed_div(fbpp, tmp);
  2081. result.full = dfixed_mul(pix_bw, fbpp);
  2082. margin.full = dfixed_const(54);
  2083. tmp.full = dfixed_const(64);
  2084. margin.full = dfixed_div(margin, tmp);
  2085. result.full = dfixed_div(result, margin);
  2086. margin.full = dfixed_const(1006);
  2087. tmp.full = dfixed_const(1000);
  2088. margin.full = dfixed_div(margin, tmp);
  2089. result.full = dfixed_mul(result, margin);
  2090. result.full = dfixed_div(result, tmp);
  2091. result.full = dfixed_ceil(result);
  2092. res = dfixed_trunc(result);
  2093. return res;
  2094. }
  2095. EXPORT_SYMBOL(drm_dp_calc_pbn_mode);
  2096. static int test_calc_pbn_mode(void)
  2097. {
  2098. int ret;
  2099. ret = drm_dp_calc_pbn_mode(154000, 30);
  2100. if (ret != 689)
  2101. return -EINVAL;
  2102. ret = drm_dp_calc_pbn_mode(234000, 30);
  2103. if (ret != 1047)
  2104. return -EINVAL;
  2105. return 0;
  2106. }
  2107. /* we want to kick the TX after we've ack the up/down IRQs. */
  2108. static void drm_dp_mst_kick_tx(struct drm_dp_mst_topology_mgr *mgr)
  2109. {
  2110. queue_work(system_long_wq, &mgr->tx_work);
  2111. }
  2112. static void drm_dp_mst_dump_mstb(struct seq_file *m,
  2113. struct drm_dp_mst_branch *mstb)
  2114. {
  2115. struct drm_dp_mst_port *port;
  2116. int tabs = mstb->lct;
  2117. char prefix[10];
  2118. int i;
  2119. for (i = 0; i < tabs; i++)
  2120. prefix[i] = '\t';
  2121. prefix[i] = '\0';
  2122. seq_printf(m, "%smst: %p, %d\n", prefix, mstb, mstb->num_ports);
  2123. list_for_each_entry(port, &mstb->ports, next) {
  2124. seq_printf(m, "%sport: %d: ddps: %d ldps: %d, %p, conn: %p\n", prefix, port->port_num, port->ddps, port->ldps, port, port->connector);
  2125. if (port->mstb)
  2126. drm_dp_mst_dump_mstb(m, port->mstb);
  2127. }
  2128. }
  2129. static bool dump_dp_payload_table(struct drm_dp_mst_topology_mgr *mgr,
  2130. char *buf)
  2131. {
  2132. int ret;
  2133. int i;
  2134. for (i = 0; i < 4; i++) {
  2135. ret = drm_dp_dpcd_read(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS + (i * 16), &buf[i * 16], 16);
  2136. if (ret != 16)
  2137. break;
  2138. }
  2139. if (i == 4)
  2140. return true;
  2141. return false;
  2142. }
  2143. /**
  2144. * drm_dp_mst_dump_topology(): dump topology to seq file.
  2145. * @m: seq_file to dump output to
  2146. * @mgr: manager to dump current topology for.
  2147. *
  2148. * helper to dump MST topology to a seq file for debugfs.
  2149. */
  2150. void drm_dp_mst_dump_topology(struct seq_file *m,
  2151. struct drm_dp_mst_topology_mgr *mgr)
  2152. {
  2153. int i;
  2154. struct drm_dp_mst_port *port;
  2155. mutex_lock(&mgr->lock);
  2156. if (mgr->mst_primary)
  2157. drm_dp_mst_dump_mstb(m, mgr->mst_primary);
  2158. /* dump VCPIs */
  2159. mutex_unlock(&mgr->lock);
  2160. mutex_lock(&mgr->payload_lock);
  2161. seq_printf(m, "vcpi: %lx\n", mgr->payload_mask);
  2162. for (i = 0; i < mgr->max_payloads; i++) {
  2163. if (mgr->proposed_vcpis[i]) {
  2164. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  2165. seq_printf(m, "vcpi %d: %d %d %d\n", i, port->port_num, port->vcpi.vcpi, port->vcpi.num_slots);
  2166. } else
  2167. seq_printf(m, "vcpi %d:unsed\n", i);
  2168. }
  2169. for (i = 0; i < mgr->max_payloads; i++) {
  2170. seq_printf(m, "payload %d: %d, %d, %d\n",
  2171. i,
  2172. mgr->payloads[i].payload_state,
  2173. mgr->payloads[i].start_slot,
  2174. mgr->payloads[i].num_slots);
  2175. }
  2176. mutex_unlock(&mgr->payload_lock);
  2177. mutex_lock(&mgr->lock);
  2178. if (mgr->mst_primary) {
  2179. u8 buf[64];
  2180. bool bret;
  2181. int ret;
  2182. ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, buf, DP_RECEIVER_CAP_SIZE);
  2183. seq_printf(m, "dpcd: ");
  2184. for (i = 0; i < DP_RECEIVER_CAP_SIZE; i++)
  2185. seq_printf(m, "%02x ", buf[i]);
  2186. seq_printf(m, "\n");
  2187. ret = drm_dp_dpcd_read(mgr->aux, DP_FAUX_CAP, buf, 2);
  2188. seq_printf(m, "faux/mst: ");
  2189. for (i = 0; i < 2; i++)
  2190. seq_printf(m, "%02x ", buf[i]);
  2191. seq_printf(m, "\n");
  2192. ret = drm_dp_dpcd_read(mgr->aux, DP_MSTM_CTRL, buf, 1);
  2193. seq_printf(m, "mst ctrl: ");
  2194. for (i = 0; i < 1; i++)
  2195. seq_printf(m, "%02x ", buf[i]);
  2196. seq_printf(m, "\n");
  2197. bret = dump_dp_payload_table(mgr, buf);
  2198. if (bret == true) {
  2199. seq_printf(m, "payload table: ");
  2200. for (i = 0; i < 63; i++)
  2201. seq_printf(m, "%02x ", buf[i]);
  2202. seq_printf(m, "\n");
  2203. }
  2204. }
  2205. mutex_unlock(&mgr->lock);
  2206. }
  2207. EXPORT_SYMBOL(drm_dp_mst_dump_topology);
  2208. static void drm_dp_tx_work(struct work_struct *work)
  2209. {
  2210. struct drm_dp_mst_topology_mgr *mgr = container_of(work, struct drm_dp_mst_topology_mgr, tx_work);
  2211. mutex_lock(&mgr->qlock);
  2212. if (mgr->tx_down_in_progress)
  2213. process_single_down_tx_qlock(mgr);
  2214. mutex_unlock(&mgr->qlock);
  2215. }
  2216. /**
  2217. * drm_dp_mst_topology_mgr_init - initialise a topology manager
  2218. * @mgr: manager struct to initialise
  2219. * @dev: device providing this structure - for i2c addition.
  2220. * @aux: DP helper aux channel to talk to this device
  2221. * @max_dpcd_transaction_bytes: hw specific DPCD transaction limit
  2222. * @max_payloads: maximum number of payloads this GPU can source
  2223. * @conn_base_id: the connector object ID the MST device is connected to.
  2224. *
  2225. * Return 0 for success, or negative error code on failure
  2226. */
  2227. int drm_dp_mst_topology_mgr_init(struct drm_dp_mst_topology_mgr *mgr,
  2228. struct device *dev, struct drm_dp_aux *aux,
  2229. int max_dpcd_transaction_bytes,
  2230. int max_payloads, int conn_base_id)
  2231. {
  2232. mutex_init(&mgr->lock);
  2233. mutex_init(&mgr->qlock);
  2234. mutex_init(&mgr->payload_lock);
  2235. INIT_LIST_HEAD(&mgr->tx_msg_upq);
  2236. INIT_LIST_HEAD(&mgr->tx_msg_downq);
  2237. INIT_WORK(&mgr->work, drm_dp_mst_link_probe_work);
  2238. INIT_WORK(&mgr->tx_work, drm_dp_tx_work);
  2239. init_waitqueue_head(&mgr->tx_waitq);
  2240. mgr->dev = dev;
  2241. mgr->aux = aux;
  2242. mgr->max_dpcd_transaction_bytes = max_dpcd_transaction_bytes;
  2243. mgr->max_payloads = max_payloads;
  2244. mgr->conn_base_id = conn_base_id;
  2245. mgr->payloads = kcalloc(max_payloads, sizeof(struct drm_dp_payload), GFP_KERNEL);
  2246. if (!mgr->payloads)
  2247. return -ENOMEM;
  2248. mgr->proposed_vcpis = kcalloc(max_payloads, sizeof(struct drm_dp_vcpi *), GFP_KERNEL);
  2249. if (!mgr->proposed_vcpis)
  2250. return -ENOMEM;
  2251. set_bit(0, &mgr->payload_mask);
  2252. test_calc_pbn_mode();
  2253. return 0;
  2254. }
  2255. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_init);
  2256. /**
  2257. * drm_dp_mst_topology_mgr_destroy() - destroy topology manager.
  2258. * @mgr: manager to destroy
  2259. */
  2260. void drm_dp_mst_topology_mgr_destroy(struct drm_dp_mst_topology_mgr *mgr)
  2261. {
  2262. mutex_lock(&mgr->payload_lock);
  2263. kfree(mgr->payloads);
  2264. mgr->payloads = NULL;
  2265. kfree(mgr->proposed_vcpis);
  2266. mgr->proposed_vcpis = NULL;
  2267. mutex_unlock(&mgr->payload_lock);
  2268. mgr->dev = NULL;
  2269. mgr->aux = NULL;
  2270. }
  2271. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_destroy);
  2272. /* I2C device */
  2273. static int drm_dp_mst_i2c_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs,
  2274. int num)
  2275. {
  2276. struct drm_dp_aux *aux = adapter->algo_data;
  2277. struct drm_dp_mst_port *port = container_of(aux, struct drm_dp_mst_port, aux);
  2278. struct drm_dp_mst_branch *mstb;
  2279. struct drm_dp_mst_topology_mgr *mgr = port->mgr;
  2280. unsigned int i;
  2281. bool reading = false;
  2282. struct drm_dp_sideband_msg_req_body msg;
  2283. struct drm_dp_sideband_msg_tx *txmsg = NULL;
  2284. int ret;
  2285. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  2286. if (!mstb)
  2287. return -EREMOTEIO;
  2288. /* construct i2c msg */
  2289. /* see if last msg is a read */
  2290. if (msgs[num - 1].flags & I2C_M_RD)
  2291. reading = true;
  2292. if (!reading) {
  2293. DRM_DEBUG_KMS("Unsupported I2C transaction for MST device\n");
  2294. ret = -EIO;
  2295. goto out;
  2296. }
  2297. msg.req_type = DP_REMOTE_I2C_READ;
  2298. msg.u.i2c_read.num_transactions = num - 1;
  2299. msg.u.i2c_read.port_number = port->port_num;
  2300. for (i = 0; i < num - 1; i++) {
  2301. msg.u.i2c_read.transactions[i].i2c_dev_id = msgs[i].addr;
  2302. msg.u.i2c_read.transactions[i].num_bytes = msgs[i].len;
  2303. msg.u.i2c_read.transactions[i].bytes = msgs[i].buf;
  2304. }
  2305. msg.u.i2c_read.read_i2c_device_id = msgs[num - 1].addr;
  2306. msg.u.i2c_read.num_bytes_read = msgs[num - 1].len;
  2307. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  2308. if (!txmsg) {
  2309. ret = -ENOMEM;
  2310. goto out;
  2311. }
  2312. txmsg->dst = mstb;
  2313. drm_dp_encode_sideband_req(&msg, txmsg);
  2314. drm_dp_queue_down_tx(mgr, txmsg);
  2315. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  2316. if (ret > 0) {
  2317. if (txmsg->reply.reply_type == 1) { /* got a NAK back */
  2318. ret = -EREMOTEIO;
  2319. goto out;
  2320. }
  2321. if (txmsg->reply.u.remote_i2c_read_ack.num_bytes != msgs[num - 1].len) {
  2322. ret = -EIO;
  2323. goto out;
  2324. }
  2325. memcpy(msgs[num - 1].buf, txmsg->reply.u.remote_i2c_read_ack.bytes, msgs[num - 1].len);
  2326. ret = num;
  2327. }
  2328. out:
  2329. kfree(txmsg);
  2330. drm_dp_put_mst_branch_device(mstb);
  2331. return ret;
  2332. }
  2333. static u32 drm_dp_mst_i2c_functionality(struct i2c_adapter *adapter)
  2334. {
  2335. return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL |
  2336. I2C_FUNC_SMBUS_READ_BLOCK_DATA |
  2337. I2C_FUNC_SMBUS_BLOCK_PROC_CALL |
  2338. I2C_FUNC_10BIT_ADDR;
  2339. }
  2340. static const struct i2c_algorithm drm_dp_mst_i2c_algo = {
  2341. .functionality = drm_dp_mst_i2c_functionality,
  2342. .master_xfer = drm_dp_mst_i2c_xfer,
  2343. };
  2344. /**
  2345. * drm_dp_mst_register_i2c_bus() - register an I2C adapter for I2C-over-AUX
  2346. * @aux: DisplayPort AUX channel
  2347. *
  2348. * Returns 0 on success or a negative error code on failure.
  2349. */
  2350. static int drm_dp_mst_register_i2c_bus(struct drm_dp_aux *aux)
  2351. {
  2352. aux->ddc.algo = &drm_dp_mst_i2c_algo;
  2353. aux->ddc.algo_data = aux;
  2354. aux->ddc.retries = 3;
  2355. aux->ddc.class = I2C_CLASS_DDC;
  2356. aux->ddc.owner = THIS_MODULE;
  2357. aux->ddc.dev.parent = aux->dev;
  2358. aux->ddc.dev.of_node = aux->dev->of_node;
  2359. strlcpy(aux->ddc.name, aux->name ? aux->name : dev_name(aux->dev),
  2360. sizeof(aux->ddc.name));
  2361. return i2c_add_adapter(&aux->ddc);
  2362. }
  2363. /**
  2364. * drm_dp_mst_unregister_i2c_bus() - unregister an I2C-over-AUX adapter
  2365. * @aux: DisplayPort AUX channel
  2366. */
  2367. static void drm_dp_mst_unregister_i2c_bus(struct drm_dp_aux *aux)
  2368. {
  2369. i2c_del_adapter(&aux->ddc);
  2370. }