env.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Based on Ocelot Linux port, which is
  3. * Copyright 2001 MontaVista Software Inc.
  4. * Author: jsun@mvista.com or jsun@junsun.net
  5. *
  6. * Copyright 2003 ICT CAS
  7. * Author: Michael Guo <guoyi@ict.ac.cn>
  8. *
  9. * Copyright (C) 2007 Lemote Inc. & Insititute of Computing Technology
  10. * Author: Fuxin Zhang, zhangfx@lemote.com
  11. *
  12. * Copyright (C) 2009 Lemote Inc.
  13. * Author: Wu Zhangjin, wuzhangjin@gmail.com
  14. *
  15. * This program is free software; you can redistribute it and/or modify it
  16. * under the terms of the GNU General Public License as published by the
  17. * Free Software Foundation; either version 2 of the License, or (at your
  18. * option) any later version.
  19. */
  20. #include <linux/module.h>
  21. #include <asm/bootinfo.h>
  22. #include <loongson.h>
  23. #include <boot_param.h>
  24. u32 cpu_clock_freq;
  25. EXPORT_SYMBOL(cpu_clock_freq);
  26. struct efi_memory_map_loongson *loongson_memmap;
  27. struct loongson_system_configuration loongson_sysconf;
  28. u64 loongson_chipcfg[MAX_PACKAGES] = {0xffffffffbfc00180};
  29. u64 loongson_freqctrl[MAX_PACKAGES];
  30. unsigned long long smp_group[4];
  31. int cpuhotplug_workaround = 0;
  32. #define parse_even_earlier(res, option, p) \
  33. do { \
  34. unsigned int tmp __maybe_unused; \
  35. \
  36. if (strncmp(option, (char *)p, strlen(option)) == 0) \
  37. tmp = kstrtou32((char *)p + strlen(option"="), 10, &res); \
  38. } while (0)
  39. void __init prom_init_env(void)
  40. {
  41. /* pmon passes arguments in 32bit pointers */
  42. unsigned int processor_id;
  43. #ifndef CONFIG_LEFI_FIRMWARE_INTERFACE
  44. int *_prom_envp;
  45. long l;
  46. /* firmware arguments are initialized in head.S */
  47. _prom_envp = (int *)fw_arg2;
  48. l = (long)*_prom_envp;
  49. while (l != 0) {
  50. parse_even_earlier(cpu_clock_freq, "cpuclock", l);
  51. parse_even_earlier(memsize, "memsize", l);
  52. parse_even_earlier(highmemsize, "highmemsize", l);
  53. _prom_envp++;
  54. l = (long)*_prom_envp;
  55. }
  56. if (memsize == 0)
  57. memsize = 256;
  58. pr_info("memsize=%u, highmemsize=%u\n", memsize, highmemsize);
  59. #else
  60. struct boot_params *boot_p;
  61. struct loongson_params *loongson_p;
  62. struct efi_cpuinfo_loongson *ecpu;
  63. struct irq_source_routing_table *eirq_source;
  64. /* firmware arguments are initialized in head.S */
  65. boot_p = (struct boot_params *)fw_arg2;
  66. loongson_p = &(boot_p->efi.smbios.lp);
  67. ecpu = (struct efi_cpuinfo_loongson *)
  68. ((u64)loongson_p + loongson_p->cpu_offset);
  69. eirq_source = (struct irq_source_routing_table *)
  70. ((u64)loongson_p + loongson_p->irq_offset);
  71. loongson_memmap = (struct efi_memory_map_loongson *)
  72. ((u64)loongson_p + loongson_p->memory_offset);
  73. cpu_clock_freq = ecpu->cpu_clock_freq;
  74. loongson_sysconf.cputype = ecpu->cputype;
  75. if (ecpu->cputype == Loongson_3A) {
  76. loongson_sysconf.cores_per_node = 4;
  77. loongson_sysconf.cores_per_package = 4;
  78. smp_group[0] = 0x900000003ff01000;
  79. smp_group[1] = 0x900010003ff01000;
  80. smp_group[2] = 0x900020003ff01000;
  81. smp_group[3] = 0x900030003ff01000;
  82. loongson_chipcfg[0] = 0x900000001fe00180;
  83. loongson_chipcfg[1] = 0x900010001fe00180;
  84. loongson_chipcfg[2] = 0x900020001fe00180;
  85. loongson_chipcfg[3] = 0x900030001fe00180;
  86. loongson_sysconf.ht_control_base = 0x90000EFDFB000000;
  87. } else if (ecpu->cputype == Loongson_3B) {
  88. loongson_sysconf.cores_per_node = 4; /* One chip has 2 nodes */
  89. loongson_sysconf.cores_per_package = 8;
  90. smp_group[0] = 0x900000003ff01000;
  91. smp_group[1] = 0x900010003ff05000;
  92. smp_group[2] = 0x900020003ff09000;
  93. smp_group[3] = 0x900030003ff0d000;
  94. loongson_chipcfg[0] = 0x900000001fe00180;
  95. loongson_chipcfg[1] = 0x900020001fe00180;
  96. loongson_chipcfg[2] = 0x900040001fe00180;
  97. loongson_chipcfg[3] = 0x900060001fe00180;
  98. loongson_freqctrl[0] = 0x900000001fe001d0;
  99. loongson_freqctrl[1] = 0x900020001fe001d0;
  100. loongson_freqctrl[2] = 0x900040001fe001d0;
  101. loongson_freqctrl[3] = 0x900060001fe001d0;
  102. loongson_sysconf.ht_control_base = 0x90001EFDFB000000;
  103. cpuhotplug_workaround = 1;
  104. } else {
  105. loongson_sysconf.cores_per_node = 1;
  106. loongson_sysconf.cores_per_package = 1;
  107. loongson_chipcfg[0] = 0x900000001fe00180;
  108. }
  109. loongson_sysconf.nr_cpus = ecpu->nr_cpus;
  110. if (ecpu->nr_cpus > NR_CPUS || ecpu->nr_cpus == 0)
  111. loongson_sysconf.nr_cpus = NR_CPUS;
  112. loongson_sysconf.nr_nodes = (loongson_sysconf.nr_cpus +
  113. loongson_sysconf.cores_per_node - 1) /
  114. loongson_sysconf.cores_per_node;
  115. loongson_sysconf.pci_mem_start_addr = eirq_source->pci_mem_start_addr;
  116. loongson_sysconf.pci_mem_end_addr = eirq_source->pci_mem_end_addr;
  117. loongson_sysconf.pci_io_base = eirq_source->pci_io_start_addr;
  118. loongson_sysconf.dma_mask_bits = eirq_source->dma_mask_bits;
  119. if (loongson_sysconf.dma_mask_bits < 32 ||
  120. loongson_sysconf.dma_mask_bits > 64)
  121. loongson_sysconf.dma_mask_bits = 32;
  122. loongson_sysconf.restart_addr = boot_p->reset_system.ResetWarm;
  123. loongson_sysconf.poweroff_addr = boot_p->reset_system.Shutdown;
  124. loongson_sysconf.suspend_addr = boot_p->reset_system.DoSuspend;
  125. loongson_sysconf.vgabios_addr = boot_p->efi.smbios.vga_bios;
  126. pr_debug("Shutdown Addr: %llx, Restart Addr: %llx, VBIOS Addr: %llx\n",
  127. loongson_sysconf.poweroff_addr, loongson_sysconf.restart_addr,
  128. loongson_sysconf.vgabios_addr);
  129. #endif
  130. if (cpu_clock_freq == 0) {
  131. processor_id = (&current_cpu_data)->processor_id;
  132. switch (processor_id & PRID_REV_MASK) {
  133. case PRID_REV_LOONGSON2E:
  134. cpu_clock_freq = 533080000;
  135. break;
  136. case PRID_REV_LOONGSON2F:
  137. cpu_clock_freq = 797000000;
  138. break;
  139. case PRID_REV_LOONGSON3A:
  140. cpu_clock_freq = 900000000;
  141. break;
  142. case PRID_REV_LOONGSON3B_R1:
  143. case PRID_REV_LOONGSON3B_R2:
  144. cpu_clock_freq = 1000000000;
  145. break;
  146. default:
  147. cpu_clock_freq = 100000000;
  148. break;
  149. }
  150. }
  151. pr_info("CpuClock = %u\n", cpu_clock_freq);
  152. }