hash.c 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Some portions derived from code covered by the following notice:
  3. *
  4. * Copyright (c) 2010-2013 Intel Corporation. All rights reserved.
  5. * All rights reserved.
  6. *
  7. * Redistribution and use in source and binary forms, with or without
  8. * modification, are permitted provided that the following conditions
  9. * are met:
  10. *
  11. * * Redistributions of source code must retain the above copyright
  12. * notice, this list of conditions and the following disclaimer.
  13. * * Redistributions in binary form must reproduce the above copyright
  14. * notice, this list of conditions and the following disclaimer in
  15. * the documentation and/or other materials provided with the
  16. * distribution.
  17. * * Neither the name of Intel Corporation nor the names of its
  18. * contributors may be used to endorse or promote products derived
  19. * from this software without specific prior written permission.
  20. *
  21. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  22. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  23. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  24. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  25. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  26. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  27. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  28. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  29. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  30. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. */
  33. #include <linux/hash.h>
  34. #include <asm/processor.h>
  35. #include <asm/cpufeature.h>
  36. #include <asm/hash.h>
  37. static inline u32 crc32_u32(u32 crc, u32 val)
  38. {
  39. asm ("crc32l %1,%0\n" : "+r" (crc) : "rm" (val));
  40. return crc;
  41. }
  42. static u32 intel_crc4_2_hash(const void *data, u32 len, u32 seed)
  43. {
  44. const u32 *p32 = (const u32 *) data;
  45. u32 i, tmp = 0;
  46. for (i = 0; i < len / 4; i++)
  47. seed = crc32_u32(*p32++, seed);
  48. switch (3 - (len & 0x03)) {
  49. case 0:
  50. tmp |= *((const u8 *) p32 + 2) << 16;
  51. /* fallthrough */
  52. case 1:
  53. tmp |= *((const u8 *) p32 + 1) << 8;
  54. /* fallthrough */
  55. case 2:
  56. tmp |= *((const u8 *) p32);
  57. seed = crc32_u32(tmp, seed);
  58. default:
  59. break;
  60. }
  61. return seed;
  62. }
  63. static u32 intel_crc4_2_hash2(const u32 *data, u32 len, u32 seed)
  64. {
  65. const u32 *p32 = (const u32 *) data;
  66. u32 i;
  67. for (i = 0; i < len; i++)
  68. seed = crc32_u32(*p32++, seed);
  69. return seed;
  70. }
  71. void setup_arch_fast_hash(struct fast_hash_ops *ops)
  72. {
  73. if (cpu_has_xmm4_2) {
  74. ops->hash = intel_crc4_2_hash;
  75. ops->hash2 = intel_crc4_2_hash2;
  76. }
  77. }