processor.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * S390 version
  4. * Copyright IBM Corp. 1999
  5. * Author(s): Hartmut Penner (hp@de.ibm.com),
  6. * Martin Schwidefsky (schwidefsky@de.ibm.com)
  7. *
  8. * Derived from "include/asm-i386/processor.h"
  9. * Copyright (C) 1994, Linus Torvalds
  10. */
  11. #ifndef __ASM_S390_PROCESSOR_H
  12. #define __ASM_S390_PROCESSOR_H
  13. #include <linux/const.h>
  14. #define CIF_MCCK_PENDING 0 /* machine check handling is pending */
  15. #define CIF_ASCE_PRIMARY 1 /* primary asce needs fixup / uaccess */
  16. #define CIF_ASCE_SECONDARY 2 /* secondary asce needs fixup / uaccess */
  17. #define CIF_NOHZ_DELAY 3 /* delay HZ disable for a tick */
  18. #define CIF_FPU 4 /* restore FPU registers */
  19. #define CIF_IGNORE_IRQ 5 /* ignore interrupt (for udelay) */
  20. #define CIF_ENABLED_WAIT 6 /* in enabled wait state */
  21. #define CIF_MCCK_GUEST 7 /* machine check happening in guest */
  22. #define CIF_DEDICATED_CPU 8 /* this CPU is dedicated */
  23. #define _CIF_MCCK_PENDING _BITUL(CIF_MCCK_PENDING)
  24. #define _CIF_ASCE_PRIMARY _BITUL(CIF_ASCE_PRIMARY)
  25. #define _CIF_ASCE_SECONDARY _BITUL(CIF_ASCE_SECONDARY)
  26. #define _CIF_NOHZ_DELAY _BITUL(CIF_NOHZ_DELAY)
  27. #define _CIF_FPU _BITUL(CIF_FPU)
  28. #define _CIF_IGNORE_IRQ _BITUL(CIF_IGNORE_IRQ)
  29. #define _CIF_ENABLED_WAIT _BITUL(CIF_ENABLED_WAIT)
  30. #define _CIF_MCCK_GUEST _BITUL(CIF_MCCK_GUEST)
  31. #define _CIF_DEDICATED_CPU _BITUL(CIF_DEDICATED_CPU)
  32. #ifndef __ASSEMBLY__
  33. #include <linux/linkage.h>
  34. #include <linux/irqflags.h>
  35. #include <asm/cpu.h>
  36. #include <asm/page.h>
  37. #include <asm/ptrace.h>
  38. #include <asm/setup.h>
  39. #include <asm/runtime_instr.h>
  40. #include <asm/fpu/types.h>
  41. #include <asm/fpu/internal.h>
  42. static inline void set_cpu_flag(int flag)
  43. {
  44. S390_lowcore.cpu_flags |= (1UL << flag);
  45. }
  46. static inline void clear_cpu_flag(int flag)
  47. {
  48. S390_lowcore.cpu_flags &= ~(1UL << flag);
  49. }
  50. static inline int test_cpu_flag(int flag)
  51. {
  52. return !!(S390_lowcore.cpu_flags & (1UL << flag));
  53. }
  54. /*
  55. * Test CIF flag of another CPU. The caller needs to ensure that
  56. * CPU hotplug can not happen, e.g. by disabling preemption.
  57. */
  58. static inline int test_cpu_flag_of(int flag, int cpu)
  59. {
  60. struct lowcore *lc = lowcore_ptr[cpu];
  61. return !!(lc->cpu_flags & (1UL << flag));
  62. }
  63. #define arch_needs_cpu() test_cpu_flag(CIF_NOHZ_DELAY)
  64. /*
  65. * Default implementation of macro that returns current
  66. * instruction pointer ("program counter").
  67. */
  68. #define current_text_addr() ({ void *pc; asm("basr %0,0" : "=a" (pc)); pc; })
  69. static inline void get_cpu_id(struct cpuid *ptr)
  70. {
  71. asm volatile("stidp %0" : "=Q" (*ptr));
  72. }
  73. void s390_adjust_jiffies(void);
  74. void s390_update_cpu_mhz(void);
  75. void cpu_detect_mhz_feature(void);
  76. extern const struct seq_operations cpuinfo_op;
  77. extern int sysctl_ieee_emulation_warnings;
  78. extern void execve_tail(void);
  79. /*
  80. * User space process size: 2GB for 31 bit, 4TB or 8PT for 64 bit.
  81. */
  82. #define TASK_SIZE_OF(tsk) (test_tsk_thread_flag(tsk, TIF_31BIT) ? \
  83. (1UL << 31) : -PAGE_SIZE)
  84. #define TASK_UNMAPPED_BASE (test_thread_flag(TIF_31BIT) ? \
  85. (1UL << 30) : (1UL << 41))
  86. #define TASK_SIZE TASK_SIZE_OF(current)
  87. #define TASK_SIZE_MAX (-PAGE_SIZE)
  88. #define STACK_TOP (test_thread_flag(TIF_31BIT) ? \
  89. (1UL << 31) : (1UL << 42))
  90. #define STACK_TOP_MAX (1UL << 42)
  91. #define HAVE_ARCH_PICK_MMAP_LAYOUT
  92. typedef unsigned int mm_segment_t;
  93. /*
  94. * Thread structure
  95. */
  96. struct thread_struct {
  97. unsigned int acrs[NUM_ACRS];
  98. unsigned long ksp; /* kernel stack pointer */
  99. unsigned long user_timer; /* task cputime in user space */
  100. unsigned long guest_timer; /* task cputime in kvm guest */
  101. unsigned long system_timer; /* task cputime in kernel space */
  102. unsigned long hardirq_timer; /* task cputime in hardirq context */
  103. unsigned long softirq_timer; /* task cputime in softirq context */
  104. unsigned long sys_call_table; /* system call table address */
  105. mm_segment_t mm_segment;
  106. unsigned long gmap_addr; /* address of last gmap fault. */
  107. unsigned int gmap_write_flag; /* gmap fault write indication */
  108. unsigned int gmap_int_code; /* int code of last gmap fault */
  109. unsigned int gmap_pfault; /* signal of a pending guest pfault */
  110. /* Per-thread information related to debugging */
  111. struct per_regs per_user; /* User specified PER registers */
  112. struct per_event per_event; /* Cause of the last PER trap */
  113. unsigned long per_flags; /* Flags to control debug behavior */
  114. unsigned int system_call; /* system call number in signal */
  115. unsigned long last_break; /* last breaking-event-address. */
  116. /* pfault_wait is used to block the process on a pfault event */
  117. unsigned long pfault_wait;
  118. struct list_head list;
  119. /* cpu runtime instrumentation */
  120. struct runtime_instr_cb *ri_cb;
  121. struct gs_cb *gs_cb; /* Current guarded storage cb */
  122. struct gs_cb *gs_bc_cb; /* Broadcast guarded storage cb */
  123. unsigned char trap_tdb[256]; /* Transaction abort diagnose block */
  124. /*
  125. * Warning: 'fpu' is dynamically-sized. It *MUST* be at
  126. * the end.
  127. */
  128. struct fpu fpu; /* FP and VX register save area */
  129. };
  130. /* Flag to disable transactions. */
  131. #define PER_FLAG_NO_TE 1UL
  132. /* Flag to enable random transaction aborts. */
  133. #define PER_FLAG_TE_ABORT_RAND 2UL
  134. /* Flag to specify random transaction abort mode:
  135. * - abort each transaction at a random instruction before TEND if set.
  136. * - abort random transactions at a random instruction if cleared.
  137. */
  138. #define PER_FLAG_TE_ABORT_RAND_TEND 4UL
  139. typedef struct thread_struct thread_struct;
  140. /*
  141. * Stack layout of a C stack frame.
  142. */
  143. #ifndef __PACK_STACK
  144. struct stack_frame {
  145. unsigned long back_chain;
  146. unsigned long empty1[5];
  147. unsigned long gprs[10];
  148. unsigned int empty2[8];
  149. };
  150. #else
  151. struct stack_frame {
  152. unsigned long empty1[5];
  153. unsigned int empty2[8];
  154. unsigned long gprs[10];
  155. unsigned long back_chain;
  156. };
  157. #endif
  158. #define ARCH_MIN_TASKALIGN 8
  159. #define INIT_THREAD { \
  160. .ksp = sizeof(init_stack) + (unsigned long) &init_stack, \
  161. .fpu.regs = (void *) init_task.thread.fpu.fprs, \
  162. }
  163. /*
  164. * Do necessary setup to start up a new thread.
  165. */
  166. #define start_thread(regs, new_psw, new_stackp) do { \
  167. regs->psw.mask = PSW_USER_BITS | PSW_MASK_EA | PSW_MASK_BA; \
  168. regs->psw.addr = new_psw; \
  169. regs->gprs[15] = new_stackp; \
  170. execve_tail(); \
  171. } while (0)
  172. #define start_thread31(regs, new_psw, new_stackp) do { \
  173. regs->psw.mask = PSW_USER_BITS | PSW_MASK_BA; \
  174. regs->psw.addr = new_psw; \
  175. regs->gprs[15] = new_stackp; \
  176. crst_table_downgrade(current->mm); \
  177. execve_tail(); \
  178. } while (0)
  179. /* Forward declaration, a strange C thing */
  180. struct task_struct;
  181. struct mm_struct;
  182. struct seq_file;
  183. struct pt_regs;
  184. typedef int (*dump_trace_func_t)(void *data, unsigned long address, int reliable);
  185. void dump_trace(dump_trace_func_t func, void *data,
  186. struct task_struct *task, unsigned long sp);
  187. void show_registers(struct pt_regs *regs);
  188. void show_cacheinfo(struct seq_file *m);
  189. /* Free all resources held by a thread. */
  190. static inline void release_thread(struct task_struct *tsk) { }
  191. /* Free guarded storage control block */
  192. void guarded_storage_release(struct task_struct *tsk);
  193. unsigned long get_wchan(struct task_struct *p);
  194. #define task_pt_regs(tsk) ((struct pt_regs *) \
  195. (task_stack_page(tsk) + THREAD_SIZE) - 1)
  196. #define KSTK_EIP(tsk) (task_pt_regs(tsk)->psw.addr)
  197. #define KSTK_ESP(tsk) (task_pt_regs(tsk)->gprs[15])
  198. /* Has task runtime instrumentation enabled ? */
  199. #define is_ri_task(tsk) (!!(tsk)->thread.ri_cb)
  200. static inline unsigned long current_stack_pointer(void)
  201. {
  202. unsigned long sp;
  203. asm volatile("la %0,0(15)" : "=a" (sp));
  204. return sp;
  205. }
  206. static inline unsigned short stap(void)
  207. {
  208. unsigned short cpu_address;
  209. asm volatile("stap %0" : "=m" (cpu_address));
  210. return cpu_address;
  211. }
  212. /*
  213. * Give up the time slice of the virtual PU.
  214. */
  215. #define cpu_relax_yield cpu_relax_yield
  216. void cpu_relax_yield(void);
  217. #define cpu_relax() barrier()
  218. #define ECAG_CACHE_ATTRIBUTE 0
  219. #define ECAG_CPU_ATTRIBUTE 1
  220. static inline unsigned long __ecag(unsigned int asi, unsigned char parm)
  221. {
  222. unsigned long val;
  223. asm volatile(".insn rsy,0xeb000000004c,%0,0,0(%1)" /* ecag */
  224. : "=d" (val) : "a" (asi << 8 | parm));
  225. return val;
  226. }
  227. static inline void psw_set_key(unsigned int key)
  228. {
  229. asm volatile("spka 0(%0)" : : "d" (key));
  230. }
  231. /*
  232. * Set PSW to specified value.
  233. */
  234. static inline void __load_psw(psw_t psw)
  235. {
  236. asm volatile("lpswe %0" : : "Q" (psw) : "cc");
  237. }
  238. /*
  239. * Set PSW mask to specified value, while leaving the
  240. * PSW addr pointing to the next instruction.
  241. */
  242. static inline void __load_psw_mask(unsigned long mask)
  243. {
  244. unsigned long addr;
  245. psw_t psw;
  246. psw.mask = mask;
  247. asm volatile(
  248. " larl %0,1f\n"
  249. " stg %0,%O1+8(%R1)\n"
  250. " lpswe %1\n"
  251. "1:"
  252. : "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc");
  253. }
  254. /*
  255. * Extract current PSW mask
  256. */
  257. static inline unsigned long __extract_psw(void)
  258. {
  259. unsigned int reg1, reg2;
  260. asm volatile("epsw %0,%1" : "=d" (reg1), "=a" (reg2));
  261. return (((unsigned long) reg1) << 32) | ((unsigned long) reg2);
  262. }
  263. static inline void local_mcck_enable(void)
  264. {
  265. __load_psw_mask(__extract_psw() | PSW_MASK_MCHECK);
  266. }
  267. static inline void local_mcck_disable(void)
  268. {
  269. __load_psw_mask(__extract_psw() & ~PSW_MASK_MCHECK);
  270. }
  271. /*
  272. * Rewind PSW instruction address by specified number of bytes.
  273. */
  274. static inline unsigned long __rewind_psw(psw_t psw, unsigned long ilc)
  275. {
  276. unsigned long mask;
  277. mask = (psw.mask & PSW_MASK_EA) ? -1UL :
  278. (psw.mask & PSW_MASK_BA) ? (1UL << 31) - 1 :
  279. (1UL << 24) - 1;
  280. return (psw.addr - ilc) & mask;
  281. }
  282. /*
  283. * Function to stop a processor until the next interrupt occurs
  284. */
  285. void enabled_wait(void);
  286. /*
  287. * Function to drop a processor into disabled wait state
  288. */
  289. static inline void __noreturn disabled_wait(unsigned long code)
  290. {
  291. psw_t psw;
  292. psw.mask = PSW_MASK_BASE | PSW_MASK_WAIT | PSW_MASK_BA | PSW_MASK_EA;
  293. psw.addr = code;
  294. __load_psw(psw);
  295. while (1);
  296. }
  297. /*
  298. * Basic Machine Check/Program Check Handler.
  299. */
  300. extern void s390_base_mcck_handler(void);
  301. extern void s390_base_pgm_handler(void);
  302. extern void s390_base_ext_handler(void);
  303. extern void (*s390_base_mcck_handler_fn)(void);
  304. extern void (*s390_base_pgm_handler_fn)(void);
  305. extern void (*s390_base_ext_handler_fn)(void);
  306. #define ARCH_LOW_ADDRESS_LIMIT 0x7fffffffUL
  307. extern int memcpy_real(void *, void *, size_t);
  308. extern void memcpy_absolute(void *, void *, size_t);
  309. #define mem_assign_absolute(dest, val) do { \
  310. __typeof__(dest) __tmp = (val); \
  311. \
  312. BUILD_BUG_ON(sizeof(__tmp) != sizeof(val)); \
  313. memcpy_absolute(&(dest), &__tmp, sizeof(__tmp)); \
  314. } while (0)
  315. #endif /* __ASSEMBLY__ */
  316. #endif /* __ASM_S390_PROCESSOR_H */