hw_translate.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright 2012-15 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: AMD
  23. *
  24. */
  25. #include "dm_services.h"
  26. /*
  27. * Pre-requisites: headers required by header of this unit
  28. */
  29. #include "include/gpio_types.h"
  30. /*
  31. * Header of this unit
  32. */
  33. #include "hw_translate.h"
  34. /*
  35. * Post-requisites: headers required by this unit
  36. */
  37. #include "dce80/hw_translate_dce80.h"
  38. #include "dce110/hw_translate_dce110.h"
  39. #include "dce120/hw_translate_dce120.h"
  40. #if defined(CONFIG_DRM_AMD_DC_DCN1_0)
  41. #include "dcn10/hw_translate_dcn10.h"
  42. #endif
  43. #include "diagnostics/hw_translate_diag.h"
  44. /*
  45. * This unit
  46. */
  47. bool dal_hw_translate_init(
  48. struct hw_translate *translate,
  49. enum dce_version dce_version,
  50. enum dce_environment dce_environment)
  51. {
  52. if (IS_FPGA_MAXIMUS_DC(dce_environment)) {
  53. dal_hw_translate_diag_fpga_init(translate);
  54. return true;
  55. }
  56. switch (dce_version) {
  57. case DCE_VERSION_8_0:
  58. case DCE_VERSION_8_1:
  59. case DCE_VERSION_8_3:
  60. dal_hw_translate_dce80_init(translate);
  61. return true;
  62. case DCE_VERSION_10_0:
  63. case DCE_VERSION_11_0:
  64. case DCE_VERSION_11_2:
  65. dal_hw_translate_dce110_init(translate);
  66. return true;
  67. case DCE_VERSION_12_0:
  68. dal_hw_translate_dce120_init(translate);
  69. return true;
  70. #if defined(CONFIG_DRM_AMD_DC_DCN1_0)
  71. case DCN_VERSION_1_0:
  72. dal_hw_translate_dcn10_init(translate);
  73. return true;
  74. #endif
  75. default:
  76. BREAK_TO_DEBUGGER();
  77. return false;
  78. }
  79. }