x2apic_cluster.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <linux/threads.h>
  3. #include <linux/cpumask.h>
  4. #include <linux/string.h>
  5. #include <linux/kernel.h>
  6. #include <linux/ctype.h>
  7. #include <linux/dmar.h>
  8. #include <linux/irq.h>
  9. #include <linux/cpu.h>
  10. #include <asm/smp.h>
  11. #include "x2apic.h"
  12. struct cluster_mask {
  13. unsigned int clusterid;
  14. int node;
  15. struct cpumask mask;
  16. };
  17. static DEFINE_PER_CPU(u32, x86_cpu_to_logical_apicid);
  18. static DEFINE_PER_CPU(cpumask_var_t, ipi_mask);
  19. static DEFINE_PER_CPU(struct cluster_mask *, cluster_masks);
  20. static struct cluster_mask *cluster_hotplug_mask;
  21. static int x2apic_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
  22. {
  23. return x2apic_enabled();
  24. }
  25. static void x2apic_send_IPI(int cpu, int vector)
  26. {
  27. u32 dest = per_cpu(x86_cpu_to_logical_apicid, cpu);
  28. x2apic_wrmsr_fence();
  29. __x2apic_send_IPI_dest(dest, vector, APIC_DEST_LOGICAL);
  30. }
  31. static void
  32. __x2apic_send_IPI_mask(const struct cpumask *mask, int vector, int apic_dest)
  33. {
  34. unsigned int cpu, clustercpu;
  35. struct cpumask *tmpmsk;
  36. unsigned long flags;
  37. u32 dest;
  38. x2apic_wrmsr_fence();
  39. local_irq_save(flags);
  40. tmpmsk = this_cpu_cpumask_var_ptr(ipi_mask);
  41. cpumask_copy(tmpmsk, mask);
  42. /* If IPI should not be sent to self, clear current CPU */
  43. if (apic_dest != APIC_DEST_ALLINC)
  44. cpumask_clear_cpu(smp_processor_id(), tmpmsk);
  45. /* Collapse cpus in a cluster so a single IPI per cluster is sent */
  46. for_each_cpu(cpu, tmpmsk) {
  47. struct cluster_mask *cmsk = per_cpu(cluster_masks, cpu);
  48. dest = 0;
  49. for_each_cpu_and(clustercpu, tmpmsk, &cmsk->mask)
  50. dest |= per_cpu(x86_cpu_to_logical_apicid, clustercpu);
  51. if (!dest)
  52. continue;
  53. __x2apic_send_IPI_dest(dest, vector, apic->dest_logical);
  54. /* Remove cluster CPUs from tmpmask */
  55. cpumask_andnot(tmpmsk, tmpmsk, &cmsk->mask);
  56. }
  57. local_irq_restore(flags);
  58. }
  59. static void x2apic_send_IPI_mask(const struct cpumask *mask, int vector)
  60. {
  61. __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLINC);
  62. }
  63. static void
  64. x2apic_send_IPI_mask_allbutself(const struct cpumask *mask, int vector)
  65. {
  66. __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLBUT);
  67. }
  68. static void x2apic_send_IPI_allbutself(int vector)
  69. {
  70. __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLBUT);
  71. }
  72. static void x2apic_send_IPI_all(int vector)
  73. {
  74. __x2apic_send_IPI_mask(cpu_online_mask, vector, APIC_DEST_ALLINC);
  75. }
  76. static u32 x2apic_calc_apicid(unsigned int cpu)
  77. {
  78. return per_cpu(x86_cpu_to_logical_apicid, cpu);
  79. }
  80. static void init_x2apic_ldr(void)
  81. {
  82. struct cluster_mask *cmsk = this_cpu_read(cluster_masks);
  83. u32 cluster, apicid = apic_read(APIC_LDR);
  84. unsigned int cpu;
  85. this_cpu_write(x86_cpu_to_logical_apicid, apicid);
  86. if (cmsk)
  87. goto update;
  88. cluster = apicid >> 16;
  89. for_each_online_cpu(cpu) {
  90. cmsk = per_cpu(cluster_masks, cpu);
  91. /* Matching cluster found. Link and update it. */
  92. if (cmsk && cmsk->clusterid == cluster)
  93. goto update;
  94. }
  95. cmsk = cluster_hotplug_mask;
  96. cluster_hotplug_mask = NULL;
  97. update:
  98. this_cpu_write(cluster_masks, cmsk);
  99. cpumask_set_cpu(smp_processor_id(), &cmsk->mask);
  100. }
  101. static int alloc_clustermask(unsigned int cpu, int node)
  102. {
  103. if (per_cpu(cluster_masks, cpu))
  104. return 0;
  105. /*
  106. * If a hotplug spare mask exists, check whether it's on the right
  107. * node. If not, free it and allocate a new one.
  108. */
  109. if (cluster_hotplug_mask) {
  110. if (cluster_hotplug_mask->node == node)
  111. return 0;
  112. kfree(cluster_hotplug_mask);
  113. }
  114. cluster_hotplug_mask = kzalloc_node(sizeof(*cluster_hotplug_mask),
  115. GFP_KERNEL, node);
  116. if (!cluster_hotplug_mask)
  117. return -ENOMEM;
  118. cluster_hotplug_mask->node = node;
  119. return 0;
  120. }
  121. static int x2apic_prepare_cpu(unsigned int cpu)
  122. {
  123. if (alloc_clustermask(cpu, cpu_to_node(cpu)) < 0)
  124. return -ENOMEM;
  125. if (!zalloc_cpumask_var(&per_cpu(ipi_mask, cpu), GFP_KERNEL))
  126. return -ENOMEM;
  127. return 0;
  128. }
  129. static int x2apic_dead_cpu(unsigned int dead_cpu)
  130. {
  131. struct cluster_mask *cmsk = per_cpu(cluster_masks, dead_cpu);
  132. cpumask_clear_cpu(dead_cpu, &cmsk->mask);
  133. free_cpumask_var(per_cpu(ipi_mask, dead_cpu));
  134. return 0;
  135. }
  136. static int x2apic_cluster_probe(void)
  137. {
  138. if (!x2apic_mode)
  139. return 0;
  140. if (cpuhp_setup_state(CPUHP_X2APIC_PREPARE, "x86/x2apic:prepare",
  141. x2apic_prepare_cpu, x2apic_dead_cpu) < 0) {
  142. pr_err("Failed to register X2APIC_PREPARE\n");
  143. return 0;
  144. }
  145. init_x2apic_ldr();
  146. return 1;
  147. }
  148. static struct apic apic_x2apic_cluster __ro_after_init = {
  149. .name = "cluster x2apic",
  150. .probe = x2apic_cluster_probe,
  151. .acpi_madt_oem_check = x2apic_acpi_madt_oem_check,
  152. .apic_id_valid = x2apic_apic_id_valid,
  153. .apic_id_registered = x2apic_apic_id_registered,
  154. .irq_delivery_mode = dest_Fixed,
  155. .irq_dest_mode = 1, /* logical */
  156. .disable_esr = 0,
  157. .dest_logical = APIC_DEST_LOGICAL,
  158. .check_apicid_used = NULL,
  159. .init_apic_ldr = init_x2apic_ldr,
  160. .ioapic_phys_id_map = NULL,
  161. .setup_apic_routing = NULL,
  162. .cpu_present_to_apicid = default_cpu_present_to_apicid,
  163. .apicid_to_cpu_present = NULL,
  164. .check_phys_apicid_present = default_check_phys_apicid_present,
  165. .phys_pkg_id = x2apic_phys_pkg_id,
  166. .get_apic_id = x2apic_get_apic_id,
  167. .set_apic_id = x2apic_set_apic_id,
  168. .calc_dest_apicid = x2apic_calc_apicid,
  169. .send_IPI = x2apic_send_IPI,
  170. .send_IPI_mask = x2apic_send_IPI_mask,
  171. .send_IPI_mask_allbutself = x2apic_send_IPI_mask_allbutself,
  172. .send_IPI_allbutself = x2apic_send_IPI_allbutself,
  173. .send_IPI_all = x2apic_send_IPI_all,
  174. .send_IPI_self = x2apic_send_IPI_self,
  175. .inquire_remote_apic = NULL,
  176. .read = native_apic_msr_read,
  177. .write = native_apic_msr_write,
  178. .eoi_write = native_apic_msr_eoi_write,
  179. .icr_read = native_x2apic_icr_read,
  180. .icr_write = native_x2apic_icr_write,
  181. .wait_icr_idle = native_x2apic_wait_icr_idle,
  182. .safe_wait_icr_idle = native_safe_x2apic_wait_icr_idle,
  183. };
  184. apic_driver(apic_x2apic_cluster);