musb_core.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588
  1. /*
  2. * MUSB OTG driver defines
  3. *
  4. * Copyright 2005 Mentor Graphics Corporation
  5. * Copyright (C) 2005-2006 by Texas Instruments
  6. * Copyright (C) 2006-2007 Nokia Corporation
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License
  10. * version 2 as published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but
  13. * WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  15. * General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  20. * 02110-1301 USA
  21. *
  22. * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
  23. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  24. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  25. * NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  26. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  27. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  28. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  29. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  30. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  31. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. */
  34. #ifndef __MUSB_CORE_H__
  35. #define __MUSB_CORE_H__
  36. #include <linux/slab.h>
  37. #include <linux/list.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/errno.h>
  40. #include <linux/timer.h>
  41. #include <linux/device.h>
  42. #include <linux/usb/ch9.h>
  43. #include <linux/usb/gadget.h>
  44. #include <linux/usb.h>
  45. #include <linux/usb/otg.h>
  46. #include <linux/usb/musb.h>
  47. #include <linux/phy/phy.h>
  48. #include <linux/workqueue.h>
  49. struct musb;
  50. struct musb_hw_ep;
  51. struct musb_ep;
  52. /* Helper defines for struct musb->hwvers */
  53. #define MUSB_HWVERS_MAJOR(x) ((x >> 10) & 0x1f)
  54. #define MUSB_HWVERS_MINOR(x) (x & 0x3ff)
  55. #define MUSB_HWVERS_RC 0x8000
  56. #define MUSB_HWVERS_1300 0x52C
  57. #define MUSB_HWVERS_1400 0x590
  58. #define MUSB_HWVERS_1800 0x720
  59. #define MUSB_HWVERS_1900 0x784
  60. #define MUSB_HWVERS_2000 0x800
  61. #include "musb_debug.h"
  62. #include "musb_dma.h"
  63. #include "musb_io.h"
  64. #include "musb_regs.h"
  65. #include "musb_gadget.h"
  66. #include <linux/usb/hcd.h>
  67. #include "musb_host.h"
  68. /* NOTE: otg and peripheral-only state machines start at B_IDLE.
  69. * OTG or host-only go to A_IDLE when ID is sensed.
  70. */
  71. #define is_peripheral_active(m) (!(m)->is_host)
  72. #define is_host_active(m) ((m)->is_host)
  73. enum {
  74. MUSB_PORT_MODE_HOST = 1,
  75. MUSB_PORT_MODE_GADGET,
  76. MUSB_PORT_MODE_DUAL_ROLE,
  77. };
  78. /****************************** CONSTANTS ********************************/
  79. #ifndef MUSB_C_NUM_EPS
  80. #define MUSB_C_NUM_EPS ((u8)16)
  81. #endif
  82. #ifndef MUSB_MAX_END0_PACKET
  83. #define MUSB_MAX_END0_PACKET ((u16)MUSB_EP0_FIFOSIZE)
  84. #endif
  85. /* host side ep0 states */
  86. enum musb_h_ep0_state {
  87. MUSB_EP0_IDLE,
  88. MUSB_EP0_START, /* expect ack of setup */
  89. MUSB_EP0_IN, /* expect IN DATA */
  90. MUSB_EP0_OUT, /* expect ack of OUT DATA */
  91. MUSB_EP0_STATUS, /* expect ack of STATUS */
  92. } __attribute__ ((packed));
  93. /* peripheral side ep0 states */
  94. enum musb_g_ep0_state {
  95. MUSB_EP0_STAGE_IDLE, /* idle, waiting for SETUP */
  96. MUSB_EP0_STAGE_SETUP, /* received SETUP */
  97. MUSB_EP0_STAGE_TX, /* IN data */
  98. MUSB_EP0_STAGE_RX, /* OUT data */
  99. MUSB_EP0_STAGE_STATUSIN, /* (after OUT data) */
  100. MUSB_EP0_STAGE_STATUSOUT, /* (after IN data) */
  101. MUSB_EP0_STAGE_ACKWAIT, /* after zlp, before statusin */
  102. } __attribute__ ((packed));
  103. /*
  104. * OTG protocol constants. See USB OTG 1.3 spec,
  105. * sections 5.5 "Device Timings" and 6.6.5 "Timers".
  106. */
  107. #define OTG_TIME_A_WAIT_VRISE 100 /* msec (max) */
  108. #define OTG_TIME_A_WAIT_BCON 1100 /* min 1 second */
  109. #define OTG_TIME_A_AIDL_BDIS 200 /* min 200 msec */
  110. #define OTG_TIME_B_ASE0_BRST 100 /* min 3.125 ms */
  111. /*************************** REGISTER ACCESS ********************************/
  112. /* Endpoint registers (other than dynfifo setup) can be accessed either
  113. * directly with the "flat" model, or after setting up an index register.
  114. */
  115. #if defined(CONFIG_ARCH_DAVINCI) || defined(CONFIG_SOC_OMAP2430) \
  116. || defined(CONFIG_SOC_OMAP3430) || defined(CONFIG_BLACKFIN) \
  117. || defined(CONFIG_ARCH_OMAP4)
  118. /* REVISIT indexed access seemed to
  119. * misbehave (on DaVinci) for at least peripheral IN ...
  120. */
  121. #define MUSB_FLAT_REG
  122. #endif
  123. /* TUSB mapping: "flat" plus ep0 special cases */
  124. #if defined(CONFIG_USB_MUSB_TUSB6010) || \
  125. defined(CONFIG_USB_MUSB_TUSB6010_MODULE)
  126. #define musb_ep_select(_mbase, _epnum) \
  127. musb_writeb((_mbase), MUSB_INDEX, (_epnum))
  128. #define MUSB_EP_OFFSET MUSB_TUSB_OFFSET
  129. /* "flat" mapping: each endpoint has its own i/o address */
  130. #elif defined(MUSB_FLAT_REG)
  131. #define musb_ep_select(_mbase, _epnum) (((void)(_mbase)), ((void)(_epnum)))
  132. #define MUSB_EP_OFFSET MUSB_FLAT_OFFSET
  133. /* "indexed" mapping: INDEX register controls register bank select */
  134. #else
  135. #define musb_ep_select(_mbase, _epnum) \
  136. musb_writeb((_mbase), MUSB_INDEX, (_epnum))
  137. #define MUSB_EP_OFFSET MUSB_INDEXED_OFFSET
  138. #endif
  139. /****************************** FUNCTIONS ********************************/
  140. #define MUSB_HST_MODE(_musb)\
  141. { (_musb)->is_host = true; }
  142. #define MUSB_DEV_MODE(_musb) \
  143. { (_musb)->is_host = false; }
  144. #define test_devctl_hst_mode(_x) \
  145. (musb_readb((_x)->mregs, MUSB_DEVCTL)&MUSB_DEVCTL_HM)
  146. #define MUSB_MODE(musb) ((musb)->is_host ? "Host" : "Peripheral")
  147. /******************************** TYPES *************************************/
  148. /**
  149. * struct musb_platform_ops - Operations passed to musb_core by HW glue layer
  150. * @init: turns on clocks, sets up platform-specific registers, etc
  151. * @exit: undoes @init
  152. * @set_mode: forcefully changes operating mode
  153. * @try_ilde: tries to idle the IP
  154. * @vbus_status: returns vbus status if possible
  155. * @set_vbus: forces vbus status
  156. * @adjust_channel_params: pre check for standard dma channel_program func
  157. */
  158. struct musb_platform_ops {
  159. int (*init)(struct musb *musb);
  160. int (*exit)(struct musb *musb);
  161. void (*enable)(struct musb *musb);
  162. void (*disable)(struct musb *musb);
  163. int (*set_mode)(struct musb *musb, u8 mode);
  164. void (*try_idle)(struct musb *musb, unsigned long timeout);
  165. void (*reset)(struct musb *musb);
  166. int (*vbus_status)(struct musb *musb);
  167. void (*set_vbus)(struct musb *musb, int on);
  168. int (*adjust_channel_params)(struct dma_channel *channel,
  169. u16 packet_sz, u8 *mode,
  170. dma_addr_t *dma_addr, u32 *len);
  171. };
  172. /*
  173. * struct musb_hw_ep - endpoint hardware (bidirectional)
  174. *
  175. * Ordered slightly for better cacheline locality.
  176. */
  177. struct musb_hw_ep {
  178. struct musb *musb;
  179. void __iomem *fifo;
  180. void __iomem *regs;
  181. #if defined(CONFIG_USB_MUSB_TUSB6010) || \
  182. defined(CONFIG_USB_MUSB_TUSB6010_MODULE)
  183. void __iomem *conf;
  184. #endif
  185. /* index in musb->endpoints[] */
  186. u8 epnum;
  187. /* hardware configuration, possibly dynamic */
  188. bool is_shared_fifo;
  189. bool tx_double_buffered;
  190. bool rx_double_buffered;
  191. u16 max_packet_sz_tx;
  192. u16 max_packet_sz_rx;
  193. struct dma_channel *tx_channel;
  194. struct dma_channel *rx_channel;
  195. #if defined(CONFIG_USB_MUSB_TUSB6010) || \
  196. defined(CONFIG_USB_MUSB_TUSB6010_MODULE)
  197. /* TUSB has "asynchronous" and "synchronous" dma modes */
  198. dma_addr_t fifo_async;
  199. dma_addr_t fifo_sync;
  200. void __iomem *fifo_sync_va;
  201. #endif
  202. void __iomem *target_regs;
  203. /* currently scheduled peripheral endpoint */
  204. struct musb_qh *in_qh;
  205. struct musb_qh *out_qh;
  206. u8 rx_reinit;
  207. u8 tx_reinit;
  208. /* peripheral side */
  209. struct musb_ep ep_in; /* TX */
  210. struct musb_ep ep_out; /* RX */
  211. };
  212. static inline struct musb_request *next_in_request(struct musb_hw_ep *hw_ep)
  213. {
  214. return next_request(&hw_ep->ep_in);
  215. }
  216. static inline struct musb_request *next_out_request(struct musb_hw_ep *hw_ep)
  217. {
  218. return next_request(&hw_ep->ep_out);
  219. }
  220. struct musb_csr_regs {
  221. /* FIFO registers */
  222. u16 txmaxp, txcsr, rxmaxp, rxcsr;
  223. u16 rxfifoadd, txfifoadd;
  224. u8 txtype, txinterval, rxtype, rxinterval;
  225. u8 rxfifosz, txfifosz;
  226. u8 txfunaddr, txhubaddr, txhubport;
  227. u8 rxfunaddr, rxhubaddr, rxhubport;
  228. };
  229. struct musb_context_registers {
  230. u8 power;
  231. u8 intrusbe;
  232. u16 frame;
  233. u8 index, testmode;
  234. u8 devctl, busctl, misc;
  235. u32 otg_interfsel;
  236. struct musb_csr_regs index_regs[MUSB_C_NUM_EPS];
  237. };
  238. /*
  239. * struct musb - Driver instance data.
  240. */
  241. struct musb {
  242. /* device lock */
  243. spinlock_t lock;
  244. const struct musb_platform_ops *ops;
  245. struct musb_context_registers context;
  246. irqreturn_t (*isr)(int, void *);
  247. struct work_struct irq_work;
  248. struct work_struct recover_work;
  249. struct delayed_work deassert_reset_work;
  250. struct delayed_work finish_resume_work;
  251. u16 hwvers;
  252. u16 intrrxe;
  253. u16 intrtxe;
  254. /* this hub status bit is reserved by USB 2.0 and not seen by usbcore */
  255. #define MUSB_PORT_STAT_RESUME (1 << 31)
  256. u32 port1_status;
  257. unsigned long rh_timer;
  258. enum musb_h_ep0_state ep0_stage;
  259. /* bulk traffic normally dedicates endpoint hardware, and each
  260. * direction has its own ring of host side endpoints.
  261. * we try to progress the transfer at the head of each endpoint's
  262. * queue until it completes or NAKs too much; then we try the next
  263. * endpoint.
  264. */
  265. struct musb_hw_ep *bulk_ep;
  266. struct list_head control; /* of musb_qh */
  267. struct list_head in_bulk; /* of musb_qh */
  268. struct list_head out_bulk; /* of musb_qh */
  269. struct timer_list otg_timer;
  270. struct notifier_block nb;
  271. struct dma_controller *dma_controller;
  272. struct device *controller;
  273. void __iomem *ctrl_base;
  274. void __iomem *mregs;
  275. #if defined(CONFIG_USB_MUSB_TUSB6010) || \
  276. defined(CONFIG_USB_MUSB_TUSB6010_MODULE)
  277. dma_addr_t async;
  278. dma_addr_t sync;
  279. void __iomem *sync_va;
  280. u8 tusb_revision;
  281. #endif
  282. /* passed down from chip/board specific irq handlers */
  283. u8 int_usb;
  284. u16 int_rx;
  285. u16 int_tx;
  286. struct usb_phy *xceiv;
  287. struct phy *phy;
  288. int nIrq;
  289. unsigned irq_wake:1;
  290. struct musb_hw_ep endpoints[MUSB_C_NUM_EPS];
  291. #define control_ep endpoints
  292. #define VBUSERR_RETRY_COUNT 3
  293. u16 vbuserr_retry;
  294. u16 epmask;
  295. u8 nr_endpoints;
  296. int (*board_set_power)(int state);
  297. u8 min_power; /* vbus for periph, in mA/2 */
  298. int port_mode; /* MUSB_PORT_MODE_* */
  299. bool is_host;
  300. int a_wait_bcon; /* VBUS timeout in msecs */
  301. unsigned long idle_timeout; /* Next timeout in jiffies */
  302. /* active means connected and not suspended */
  303. unsigned is_active:1;
  304. unsigned is_multipoint:1;
  305. unsigned hb_iso_rx:1; /* high bandwidth iso rx? */
  306. unsigned hb_iso_tx:1; /* high bandwidth iso tx? */
  307. unsigned dyn_fifo:1; /* dynamic FIFO supported? */
  308. unsigned bulk_split:1;
  309. #define can_bulk_split(musb,type) \
  310. (((type) == USB_ENDPOINT_XFER_BULK) && (musb)->bulk_split)
  311. unsigned bulk_combine:1;
  312. #define can_bulk_combine(musb,type) \
  313. (((type) == USB_ENDPOINT_XFER_BULK) && (musb)->bulk_combine)
  314. /* is_suspended means USB B_PERIPHERAL suspend */
  315. unsigned is_suspended:1;
  316. /* may_wakeup means remote wakeup is enabled */
  317. unsigned may_wakeup:1;
  318. /* is_self_powered is reported in device status and the
  319. * config descriptor. is_bus_powered means B_PERIPHERAL
  320. * draws some VBUS current; both can be true.
  321. */
  322. unsigned is_self_powered:1;
  323. unsigned is_bus_powered:1;
  324. unsigned set_address:1;
  325. unsigned test_mode:1;
  326. unsigned softconnect:1;
  327. u8 address;
  328. u8 test_mode_nr;
  329. u16 ackpend; /* ep0 */
  330. enum musb_g_ep0_state ep0_state;
  331. struct usb_gadget g; /* the gadget */
  332. struct usb_gadget_driver *gadget_driver; /* its driver */
  333. struct usb_hcd *hcd; /* the usb hcd */
  334. /*
  335. * FIXME: Remove this flag.
  336. *
  337. * This is only added to allow Blackfin to work
  338. * with current driver. For some unknown reason
  339. * Blackfin doesn't work with double buffering
  340. * and that's enabled by default.
  341. *
  342. * We added this flag to forcefully disable double
  343. * buffering until we get it working.
  344. */
  345. unsigned double_buffer_not_ok:1;
  346. struct musb_hdrc_config *config;
  347. int xceiv_old_state;
  348. #ifdef CONFIG_DEBUG_FS
  349. struct dentry *debugfs_root;
  350. #endif
  351. };
  352. static inline struct musb *gadget_to_musb(struct usb_gadget *g)
  353. {
  354. return container_of(g, struct musb, g);
  355. }
  356. #ifdef CONFIG_BLACKFIN
  357. static inline int musb_read_fifosize(struct musb *musb,
  358. struct musb_hw_ep *hw_ep, u8 epnum)
  359. {
  360. musb->nr_endpoints++;
  361. musb->epmask |= (1 << epnum);
  362. if (epnum < 5) {
  363. hw_ep->max_packet_sz_tx = 128;
  364. hw_ep->max_packet_sz_rx = 128;
  365. } else {
  366. hw_ep->max_packet_sz_tx = 1024;
  367. hw_ep->max_packet_sz_rx = 1024;
  368. }
  369. hw_ep->is_shared_fifo = false;
  370. return 0;
  371. }
  372. static inline void musb_configure_ep0(struct musb *musb)
  373. {
  374. musb->endpoints[0].max_packet_sz_tx = MUSB_EP0_FIFOSIZE;
  375. musb->endpoints[0].max_packet_sz_rx = MUSB_EP0_FIFOSIZE;
  376. musb->endpoints[0].is_shared_fifo = true;
  377. }
  378. #else
  379. static inline int musb_read_fifosize(struct musb *musb,
  380. struct musb_hw_ep *hw_ep, u8 epnum)
  381. {
  382. void __iomem *mbase = musb->mregs;
  383. u8 reg = 0;
  384. /* read from core using indexed model */
  385. reg = musb_readb(mbase, MUSB_EP_OFFSET(epnum, MUSB_FIFOSIZE));
  386. /* 0's returned when no more endpoints */
  387. if (!reg)
  388. return -ENODEV;
  389. musb->nr_endpoints++;
  390. musb->epmask |= (1 << epnum);
  391. hw_ep->max_packet_sz_tx = 1 << (reg & 0x0f);
  392. /* shared TX/RX FIFO? */
  393. if ((reg & 0xf0) == 0xf0) {
  394. hw_ep->max_packet_sz_rx = hw_ep->max_packet_sz_tx;
  395. hw_ep->is_shared_fifo = true;
  396. return 0;
  397. } else {
  398. hw_ep->max_packet_sz_rx = 1 << ((reg & 0xf0) >> 4);
  399. hw_ep->is_shared_fifo = false;
  400. }
  401. return 0;
  402. }
  403. static inline void musb_configure_ep0(struct musb *musb)
  404. {
  405. musb->endpoints[0].max_packet_sz_tx = MUSB_EP0_FIFOSIZE;
  406. musb->endpoints[0].max_packet_sz_rx = MUSB_EP0_FIFOSIZE;
  407. musb->endpoints[0].is_shared_fifo = true;
  408. }
  409. #endif /* CONFIG_BLACKFIN */
  410. /***************************** Glue it together *****************************/
  411. extern const char musb_driver_name[];
  412. extern void musb_stop(struct musb *musb);
  413. extern void musb_start(struct musb *musb);
  414. extern void musb_write_fifo(struct musb_hw_ep *ep, u16 len, const u8 *src);
  415. extern void musb_read_fifo(struct musb_hw_ep *ep, u16 len, u8 *dst);
  416. extern void musb_load_testpacket(struct musb *);
  417. extern irqreturn_t musb_interrupt(struct musb *);
  418. extern void musb_hnp_stop(struct musb *musb);
  419. static inline void musb_platform_set_vbus(struct musb *musb, int is_on)
  420. {
  421. if (musb->ops->set_vbus)
  422. musb->ops->set_vbus(musb, is_on);
  423. }
  424. static inline void musb_platform_enable(struct musb *musb)
  425. {
  426. if (musb->ops->enable)
  427. musb->ops->enable(musb);
  428. }
  429. static inline void musb_platform_disable(struct musb *musb)
  430. {
  431. if (musb->ops->disable)
  432. musb->ops->disable(musb);
  433. }
  434. static inline int musb_platform_set_mode(struct musb *musb, u8 mode)
  435. {
  436. if (!musb->ops->set_mode)
  437. return 0;
  438. return musb->ops->set_mode(musb, mode);
  439. }
  440. static inline void musb_platform_try_idle(struct musb *musb,
  441. unsigned long timeout)
  442. {
  443. if (musb->ops->try_idle)
  444. musb->ops->try_idle(musb, timeout);
  445. }
  446. static inline void musb_platform_reset(struct musb *musb)
  447. {
  448. if (musb->ops->reset)
  449. musb->ops->reset(musb);
  450. }
  451. static inline int musb_platform_get_vbus_status(struct musb *musb)
  452. {
  453. if (!musb->ops->vbus_status)
  454. return 0;
  455. return musb->ops->vbus_status(musb);
  456. }
  457. static inline int musb_platform_init(struct musb *musb)
  458. {
  459. if (!musb->ops->init)
  460. return -EINVAL;
  461. return musb->ops->init(musb);
  462. }
  463. static inline int musb_platform_exit(struct musb *musb)
  464. {
  465. if (!musb->ops->exit)
  466. return -EINVAL;
  467. return musb->ops->exit(musb);
  468. }
  469. #endif /* __MUSB_CORE_H__ */