xhci-pci.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415
  1. /*
  2. * xHCI host controller driver PCI Bus Glue.
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/pci.h>
  23. #include <linux/slab.h>
  24. #include <linux/module.h>
  25. #include "xhci.h"
  26. #include "xhci-trace.h"
  27. /* Device for a quirk */
  28. #define PCI_VENDOR_ID_FRESCO_LOGIC 0x1b73
  29. #define PCI_DEVICE_ID_FRESCO_LOGIC_PDK 0x1000
  30. #define PCI_DEVICE_ID_FRESCO_LOGIC_FL1400 0x1400
  31. #define PCI_VENDOR_ID_ETRON 0x1b6f
  32. #define PCI_DEVICE_ID_ASROCK_P67 0x7023
  33. #define PCI_DEVICE_ID_INTEL_LYNXPOINT_XHCI 0x8c31
  34. #define PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_XHCI 0x9c31
  35. static const char hcd_name[] = "xhci_hcd";
  36. /* called after powerup, by probe or system-pm "wakeup" */
  37. static int xhci_pci_reinit(struct xhci_hcd *xhci, struct pci_dev *pdev)
  38. {
  39. /*
  40. * TODO: Implement finding debug ports later.
  41. * TODO: see if there are any quirks that need to be added to handle
  42. * new extended capabilities.
  43. */
  44. /* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
  45. if (!pci_set_mwi(pdev))
  46. xhci_dbg(xhci, "MWI active\n");
  47. xhci_dbg(xhci, "Finished xhci_pci_reinit\n");
  48. return 0;
  49. }
  50. static void xhci_pci_quirks(struct device *dev, struct xhci_hcd *xhci)
  51. {
  52. struct pci_dev *pdev = to_pci_dev(dev);
  53. /* Look for vendor-specific quirks */
  54. if (pdev->vendor == PCI_VENDOR_ID_FRESCO_LOGIC &&
  55. (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK ||
  56. pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_FL1400)) {
  57. if (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  58. pdev->revision == 0x0) {
  59. xhci->quirks |= XHCI_RESET_EP_QUIRK;
  60. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  61. "QUIRK: Fresco Logic xHC needs configure"
  62. " endpoint cmd after reset endpoint");
  63. }
  64. if (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  65. pdev->revision == 0x4) {
  66. xhci->quirks |= XHCI_SLOW_SUSPEND;
  67. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  68. "QUIRK: Fresco Logic xHC revision %u"
  69. "must be suspended extra slowly",
  70. pdev->revision);
  71. }
  72. /* Fresco Logic confirms: all revisions of this chip do not
  73. * support MSI, even though some of them claim to in their PCI
  74. * capabilities.
  75. */
  76. xhci->quirks |= XHCI_BROKEN_MSI;
  77. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  78. "QUIRK: Fresco Logic revision %u "
  79. "has broken MSI implementation",
  80. pdev->revision);
  81. xhci->quirks |= XHCI_TRUST_TX_LENGTH;
  82. }
  83. if (pdev->vendor == PCI_VENDOR_ID_NEC)
  84. xhci->quirks |= XHCI_NEC_HOST;
  85. if (pdev->vendor == PCI_VENDOR_ID_AMD && xhci->hci_version == 0x96)
  86. xhci->quirks |= XHCI_AMD_0x96_HOST;
  87. /* AMD PLL quirk */
  88. if (pdev->vendor == PCI_VENDOR_ID_AMD && usb_amd_find_chipset_info())
  89. xhci->quirks |= XHCI_AMD_PLL_FIX;
  90. if (pdev->vendor == PCI_VENDOR_ID_INTEL) {
  91. xhci->quirks |= XHCI_LPM_SUPPORT;
  92. xhci->quirks |= XHCI_INTEL_HOST;
  93. }
  94. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  95. pdev->device == PCI_DEVICE_ID_INTEL_PANTHERPOINT_XHCI) {
  96. xhci->quirks |= XHCI_EP_LIMIT_QUIRK;
  97. xhci->limit_active_eps = 64;
  98. xhci->quirks |= XHCI_SW_BW_CHECKING;
  99. /*
  100. * PPT desktop boards DH77EB and DH77DF will power back on after
  101. * a few seconds of being shutdown. The fix for this is to
  102. * switch the ports from xHCI to EHCI on shutdown. We can't use
  103. * DMI information to find those particular boards (since each
  104. * vendor will change the board name), so we have to key off all
  105. * PPT chipsets.
  106. */
  107. xhci->quirks |= XHCI_SPURIOUS_REBOOT;
  108. xhci->quirks |= XHCI_AVOID_BEI;
  109. }
  110. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  111. (pdev->device == PCI_DEVICE_ID_INTEL_LYNXPOINT_XHCI ||
  112. pdev->device == PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_XHCI)) {
  113. /* Workaround for occasional spurious wakeups from S5 (or
  114. * any other sleep) on Haswell machines with LPT and LPT-LP
  115. * with the new Intel BIOS
  116. */
  117. /* Limit the quirk to only known vendors, as this triggers
  118. * yet another BIOS bug on some other machines
  119. * https://bugzilla.kernel.org/show_bug.cgi?id=66171
  120. */
  121. if (pdev->subsystem_vendor == PCI_VENDOR_ID_HP)
  122. xhci->quirks |= XHCI_SPURIOUS_WAKEUP;
  123. }
  124. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  125. pdev->device == PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_XHCI) {
  126. xhci->quirks |= XHCI_SPURIOUS_REBOOT;
  127. }
  128. if (pdev->vendor == PCI_VENDOR_ID_ETRON &&
  129. pdev->device == PCI_DEVICE_ID_ASROCK_P67) {
  130. xhci->quirks |= XHCI_RESET_ON_RESUME;
  131. xhci->quirks |= XHCI_TRUST_TX_LENGTH;
  132. }
  133. if (pdev->vendor == PCI_VENDOR_ID_RENESAS &&
  134. pdev->device == 0x0015)
  135. xhci->quirks |= XHCI_RESET_ON_RESUME;
  136. if (pdev->vendor == PCI_VENDOR_ID_VIA)
  137. xhci->quirks |= XHCI_RESET_ON_RESUME;
  138. if (xhci->quirks & XHCI_RESET_ON_RESUME)
  139. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  140. "QUIRK: Resetting on resume");
  141. }
  142. /* called during probe() after chip reset completes */
  143. static int xhci_pci_setup(struct usb_hcd *hcd)
  144. {
  145. struct xhci_hcd *xhci;
  146. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  147. int retval;
  148. retval = xhci_gen_setup(hcd, xhci_pci_quirks);
  149. if (retval)
  150. return retval;
  151. xhci = hcd_to_xhci(hcd);
  152. if (!usb_hcd_is_primary_hcd(hcd))
  153. return 0;
  154. pci_read_config_byte(pdev, XHCI_SBRN_OFFSET, &xhci->sbrn);
  155. xhci_dbg(xhci, "Got SBRN %u\n", (unsigned int) xhci->sbrn);
  156. /* Find any debug ports */
  157. retval = xhci_pci_reinit(xhci, pdev);
  158. if (!retval)
  159. return retval;
  160. kfree(xhci);
  161. return retval;
  162. }
  163. /*
  164. * We need to register our own PCI probe function (instead of the USB core's
  165. * function) in order to create a second roothub under xHCI.
  166. */
  167. static int xhci_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)
  168. {
  169. int retval;
  170. struct xhci_hcd *xhci;
  171. struct hc_driver *driver;
  172. struct usb_hcd *hcd;
  173. driver = (struct hc_driver *)id->driver_data;
  174. /* Prevent runtime suspending between USB-2 and USB-3 initialization */
  175. pm_runtime_get_noresume(&dev->dev);
  176. /* Register the USB 2.0 roothub.
  177. * FIXME: USB core must know to register the USB 2.0 roothub first.
  178. * This is sort of silly, because we could just set the HCD driver flags
  179. * to say USB 2.0, but I'm not sure what the implications would be in
  180. * the other parts of the HCD code.
  181. */
  182. retval = usb_hcd_pci_probe(dev, id);
  183. if (retval)
  184. goto put_runtime_pm;
  185. /* USB 2.0 roothub is stored in the PCI device now. */
  186. hcd = dev_get_drvdata(&dev->dev);
  187. xhci = hcd_to_xhci(hcd);
  188. xhci->shared_hcd = usb_create_shared_hcd(driver, &dev->dev,
  189. pci_name(dev), hcd);
  190. if (!xhci->shared_hcd) {
  191. retval = -ENOMEM;
  192. goto dealloc_usb2_hcd;
  193. }
  194. /* Set the xHCI pointer before xhci_pci_setup() (aka hcd_driver.reset)
  195. * is called by usb_add_hcd().
  196. */
  197. *((struct xhci_hcd **) xhci->shared_hcd->hcd_priv) = xhci;
  198. retval = usb_add_hcd(xhci->shared_hcd, dev->irq,
  199. IRQF_SHARED);
  200. if (retval)
  201. goto put_usb3_hcd;
  202. /* Roothub already marked as USB 3.0 speed */
  203. if (HCC_MAX_PSA(xhci->hcc_params) >= 4)
  204. xhci->shared_hcd->can_do_streams = 1;
  205. /* USB-2 and USB-3 roothubs initialized, allow runtime pm suspend */
  206. pm_runtime_put_noidle(&dev->dev);
  207. return 0;
  208. put_usb3_hcd:
  209. usb_put_hcd(xhci->shared_hcd);
  210. dealloc_usb2_hcd:
  211. usb_hcd_pci_remove(dev);
  212. put_runtime_pm:
  213. pm_runtime_put_noidle(&dev->dev);
  214. return retval;
  215. }
  216. static void xhci_pci_remove(struct pci_dev *dev)
  217. {
  218. struct xhci_hcd *xhci;
  219. xhci = hcd_to_xhci(pci_get_drvdata(dev));
  220. if (xhci->shared_hcd) {
  221. usb_remove_hcd(xhci->shared_hcd);
  222. usb_put_hcd(xhci->shared_hcd);
  223. }
  224. usb_hcd_pci_remove(dev);
  225. /* Workaround for spurious wakeups at shutdown with HSW */
  226. if (xhci->quirks & XHCI_SPURIOUS_WAKEUP)
  227. pci_set_power_state(dev, PCI_D3hot);
  228. kfree(xhci);
  229. }
  230. #ifdef CONFIG_PM
  231. static int xhci_pci_suspend(struct usb_hcd *hcd, bool do_wakeup)
  232. {
  233. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  234. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  235. /*
  236. * Systems with the TI redriver that loses port status change events
  237. * need to have the registers polled during D3, so avoid D3cold.
  238. */
  239. if (xhci_compliance_mode_recovery_timer_quirk_check())
  240. pdev->no_d3cold = true;
  241. return xhci_suspend(xhci);
  242. }
  243. static int xhci_pci_resume(struct usb_hcd *hcd, bool hibernated)
  244. {
  245. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  246. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  247. int retval = 0;
  248. /* The BIOS on systems with the Intel Panther Point chipset may or may
  249. * not support xHCI natively. That means that during system resume, it
  250. * may switch the ports back to EHCI so that users can use their
  251. * keyboard to select a kernel from GRUB after resume from hibernate.
  252. *
  253. * The BIOS is supposed to remember whether the OS had xHCI ports
  254. * enabled before resume, and switch the ports back to xHCI when the
  255. * BIOS/OS semaphore is written, but we all know we can't trust BIOS
  256. * writers.
  257. *
  258. * Unconditionally switch the ports back to xHCI after a system resume.
  259. * It should not matter whether the EHCI or xHCI controller is
  260. * resumed first. It's enough to do the switchover in xHCI because
  261. * USB core won't notice anything as the hub driver doesn't start
  262. * running again until after all the devices (including both EHCI and
  263. * xHCI host controllers) have been resumed.
  264. */
  265. if (pdev->vendor == PCI_VENDOR_ID_INTEL)
  266. usb_enable_intel_xhci_ports(pdev);
  267. retval = xhci_resume(xhci, hibernated);
  268. return retval;
  269. }
  270. #endif /* CONFIG_PM */
  271. static const struct hc_driver xhci_pci_hc_driver = {
  272. .description = hcd_name,
  273. .product_desc = "xHCI Host Controller",
  274. .hcd_priv_size = sizeof(struct xhci_hcd *),
  275. /*
  276. * generic hardware linkage
  277. */
  278. .irq = xhci_irq,
  279. .flags = HCD_MEMORY | HCD_USB3 | HCD_SHARED,
  280. /*
  281. * basic lifecycle operations
  282. */
  283. .reset = xhci_pci_setup,
  284. .start = xhci_run,
  285. #ifdef CONFIG_PM
  286. .pci_suspend = xhci_pci_suspend,
  287. .pci_resume = xhci_pci_resume,
  288. #endif
  289. .stop = xhci_stop,
  290. .shutdown = xhci_shutdown,
  291. /*
  292. * managing i/o requests and associated device resources
  293. */
  294. .urb_enqueue = xhci_urb_enqueue,
  295. .urb_dequeue = xhci_urb_dequeue,
  296. .alloc_dev = xhci_alloc_dev,
  297. .free_dev = xhci_free_dev,
  298. .alloc_streams = xhci_alloc_streams,
  299. .free_streams = xhci_free_streams,
  300. .add_endpoint = xhci_add_endpoint,
  301. .drop_endpoint = xhci_drop_endpoint,
  302. .endpoint_reset = xhci_endpoint_reset,
  303. .check_bandwidth = xhci_check_bandwidth,
  304. .reset_bandwidth = xhci_reset_bandwidth,
  305. .address_device = xhci_address_device,
  306. .enable_device = xhci_enable_device,
  307. .update_hub_device = xhci_update_hub_device,
  308. .reset_device = xhci_discover_or_reset_device,
  309. /*
  310. * scheduling support
  311. */
  312. .get_frame_number = xhci_get_frame,
  313. /* Root hub support */
  314. .hub_control = xhci_hub_control,
  315. .hub_status_data = xhci_hub_status_data,
  316. .bus_suspend = xhci_bus_suspend,
  317. .bus_resume = xhci_bus_resume,
  318. /*
  319. * call back when device connected and addressed
  320. */
  321. .update_device = xhci_update_device,
  322. .set_usb2_hw_lpm = xhci_set_usb2_hardware_lpm,
  323. .enable_usb3_lpm_timeout = xhci_enable_usb3_lpm_timeout,
  324. .disable_usb3_lpm_timeout = xhci_disable_usb3_lpm_timeout,
  325. .find_raw_port_number = xhci_find_raw_port_number,
  326. };
  327. /*-------------------------------------------------------------------------*/
  328. /* PCI driver selection metadata; PCI hotplugging uses this */
  329. static const struct pci_device_id pci_ids[] = { {
  330. /* handle any USB 3.0 xHCI controller */
  331. PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_XHCI, ~0),
  332. .driver_data = (unsigned long) &xhci_pci_hc_driver,
  333. },
  334. { /* end: all zeroes */ }
  335. };
  336. MODULE_DEVICE_TABLE(pci, pci_ids);
  337. /* pci driver glue; this is a "new style" PCI driver module */
  338. static struct pci_driver xhci_pci_driver = {
  339. .name = (char *) hcd_name,
  340. .id_table = pci_ids,
  341. .probe = xhci_pci_probe,
  342. .remove = xhci_pci_remove,
  343. /* suspend and resume implemented later */
  344. .shutdown = usb_hcd_pci_shutdown,
  345. #ifdef CONFIG_PM
  346. .driver = {
  347. .pm = &usb_hcd_pci_pm_ops
  348. },
  349. #endif
  350. };
  351. int __init xhci_register_pci(void)
  352. {
  353. return pci_register_driver(&xhci_pci_driver);
  354. }
  355. void xhci_unregister_pci(void)
  356. {
  357. pci_unregister_driver(&xhci_pci_driver);
  358. }