hw-ops.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef ATH9K_HW_OPS_H
  17. #define ATH9K_HW_OPS_H
  18. #include "hw.h"
  19. /* Hardware core and driver accessible callbacks */
  20. static inline void ath9k_hw_configpcipowersave(struct ath_hw *ah,
  21. bool power_off)
  22. {
  23. if (!ah->aspm_enabled)
  24. return;
  25. ath9k_hw_ops(ah)->config_pci_powersave(ah, power_off);
  26. }
  27. static inline void ath9k_hw_rxena(struct ath_hw *ah)
  28. {
  29. ath9k_hw_ops(ah)->rx_enable(ah);
  30. }
  31. static inline void ath9k_hw_set_desc_link(struct ath_hw *ah, void *ds,
  32. u32 link)
  33. {
  34. ath9k_hw_ops(ah)->set_desc_link(ds, link);
  35. }
  36. static inline bool ath9k_hw_calibrate(struct ath_hw *ah,
  37. struct ath9k_channel *chan,
  38. u8 rxchainmask,
  39. bool longcal)
  40. {
  41. return ath9k_hw_ops(ah)->calibrate(ah, chan, rxchainmask, longcal);
  42. }
  43. static inline bool ath9k_hw_getisr(struct ath_hw *ah, enum ath9k_int *masked,
  44. u32 *sync_cause_p)
  45. {
  46. return ath9k_hw_ops(ah)->get_isr(ah, masked, sync_cause_p);
  47. }
  48. static inline void ath9k_hw_set_txdesc(struct ath_hw *ah, void *ds,
  49. struct ath_tx_info *i)
  50. {
  51. return ath9k_hw_ops(ah)->set_txdesc(ah, ds, i);
  52. }
  53. static inline int ath9k_hw_txprocdesc(struct ath_hw *ah, void *ds,
  54. struct ath_tx_status *ts)
  55. {
  56. return ath9k_hw_ops(ah)->proc_txdesc(ah, ds, ts);
  57. }
  58. static inline void ath9k_hw_antdiv_comb_conf_get(struct ath_hw *ah,
  59. struct ath_hw_antcomb_conf *antconf)
  60. {
  61. ath9k_hw_ops(ah)->antdiv_comb_conf_get(ah, antconf);
  62. }
  63. static inline void ath9k_hw_antdiv_comb_conf_set(struct ath_hw *ah,
  64. struct ath_hw_antcomb_conf *antconf)
  65. {
  66. ath9k_hw_ops(ah)->antdiv_comb_conf_set(ah, antconf);
  67. }
  68. static inline void ath9k_hw_tx99_start(struct ath_hw *ah, u32 qnum)
  69. {
  70. ath9k_hw_ops(ah)->tx99_start(ah, qnum);
  71. }
  72. static inline void ath9k_hw_tx99_stop(struct ath_hw *ah)
  73. {
  74. ath9k_hw_ops(ah)->tx99_stop(ah);
  75. }
  76. static inline void ath9k_hw_tx99_set_txpower(struct ath_hw *ah, u8 power)
  77. {
  78. if (ath9k_hw_ops(ah)->tx99_set_txpower)
  79. ath9k_hw_ops(ah)->tx99_set_txpower(ah, power);
  80. }
  81. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  82. static inline void ath9k_hw_set_bt_ant_diversity(struct ath_hw *ah, bool enable)
  83. {
  84. if (ath9k_hw_ops(ah)->set_bt_ant_diversity)
  85. ath9k_hw_ops(ah)->set_bt_ant_diversity(ah, enable);
  86. }
  87. #endif
  88. /* Private hardware call ops */
  89. static inline void ath9k_hw_init_hang_checks(struct ath_hw *ah)
  90. {
  91. ath9k_hw_private_ops(ah)->init_hang_checks(ah);
  92. }
  93. static inline bool ath9k_hw_detect_mac_hang(struct ath_hw *ah)
  94. {
  95. return ath9k_hw_private_ops(ah)->detect_mac_hang(ah);
  96. }
  97. static inline bool ath9k_hw_detect_bb_hang(struct ath_hw *ah)
  98. {
  99. return ath9k_hw_private_ops(ah)->detect_bb_hang(ah);
  100. }
  101. /* PHY ops */
  102. static inline int ath9k_hw_rf_set_freq(struct ath_hw *ah,
  103. struct ath9k_channel *chan)
  104. {
  105. return ath9k_hw_private_ops(ah)->rf_set_freq(ah, chan);
  106. }
  107. static inline void ath9k_hw_spur_mitigate_freq(struct ath_hw *ah,
  108. struct ath9k_channel *chan)
  109. {
  110. ath9k_hw_private_ops(ah)->spur_mitigate_freq(ah, chan);
  111. }
  112. static inline bool ath9k_hw_set_rf_regs(struct ath_hw *ah,
  113. struct ath9k_channel *chan,
  114. u16 modesIndex)
  115. {
  116. if (!ath9k_hw_private_ops(ah)->set_rf_regs)
  117. return true;
  118. return ath9k_hw_private_ops(ah)->set_rf_regs(ah, chan, modesIndex);
  119. }
  120. static inline void ath9k_hw_init_bb(struct ath_hw *ah,
  121. struct ath9k_channel *chan)
  122. {
  123. return ath9k_hw_private_ops(ah)->init_bb(ah, chan);
  124. }
  125. static inline void ath9k_hw_set_channel_regs(struct ath_hw *ah,
  126. struct ath9k_channel *chan)
  127. {
  128. return ath9k_hw_private_ops(ah)->set_channel_regs(ah, chan);
  129. }
  130. static inline int ath9k_hw_process_ini(struct ath_hw *ah,
  131. struct ath9k_channel *chan)
  132. {
  133. return ath9k_hw_private_ops(ah)->process_ini(ah, chan);
  134. }
  135. static inline void ath9k_olc_init(struct ath_hw *ah)
  136. {
  137. if (!ath9k_hw_private_ops(ah)->olc_init)
  138. return;
  139. return ath9k_hw_private_ops(ah)->olc_init(ah);
  140. }
  141. static inline void ath9k_hw_set_rfmode(struct ath_hw *ah,
  142. struct ath9k_channel *chan)
  143. {
  144. return ath9k_hw_private_ops(ah)->set_rfmode(ah, chan);
  145. }
  146. static inline void ath9k_hw_mark_phy_inactive(struct ath_hw *ah)
  147. {
  148. return ath9k_hw_private_ops(ah)->mark_phy_inactive(ah);
  149. }
  150. static inline void ath9k_hw_set_delta_slope(struct ath_hw *ah,
  151. struct ath9k_channel *chan)
  152. {
  153. return ath9k_hw_private_ops(ah)->set_delta_slope(ah, chan);
  154. }
  155. static inline bool ath9k_hw_rfbus_req(struct ath_hw *ah)
  156. {
  157. return ath9k_hw_private_ops(ah)->rfbus_req(ah);
  158. }
  159. static inline void ath9k_hw_rfbus_done(struct ath_hw *ah)
  160. {
  161. return ath9k_hw_private_ops(ah)->rfbus_done(ah);
  162. }
  163. static inline void ath9k_hw_restore_chainmask(struct ath_hw *ah)
  164. {
  165. if (!ath9k_hw_private_ops(ah)->restore_chainmask)
  166. return;
  167. return ath9k_hw_private_ops(ah)->restore_chainmask(ah);
  168. }
  169. static inline bool ath9k_hw_ani_control(struct ath_hw *ah,
  170. enum ath9k_ani_cmd cmd, int param)
  171. {
  172. return ath9k_hw_private_ops(ah)->ani_control(ah, cmd, param);
  173. }
  174. static inline void ath9k_hw_do_getnf(struct ath_hw *ah,
  175. int16_t nfarray[NUM_NF_READINGS])
  176. {
  177. ath9k_hw_private_ops(ah)->do_getnf(ah, nfarray);
  178. }
  179. static inline bool ath9k_hw_init_cal(struct ath_hw *ah,
  180. struct ath9k_channel *chan)
  181. {
  182. return ath9k_hw_private_ops(ah)->init_cal(ah, chan);
  183. }
  184. static inline void ath9k_hw_setup_calibration(struct ath_hw *ah,
  185. struct ath9k_cal_list *currCal)
  186. {
  187. ath9k_hw_private_ops(ah)->setup_calibration(ah, currCal);
  188. }
  189. static inline int ath9k_hw_fast_chan_change(struct ath_hw *ah,
  190. struct ath9k_channel *chan,
  191. u8 *ini_reloaded)
  192. {
  193. return ath9k_hw_private_ops(ah)->fast_chan_change(ah, chan,
  194. ini_reloaded);
  195. }
  196. static inline void ath9k_hw_set_radar_params(struct ath_hw *ah)
  197. {
  198. if (!ath9k_hw_private_ops(ah)->set_radar_params)
  199. return;
  200. ath9k_hw_private_ops(ah)->set_radar_params(ah, &ah->radar_conf);
  201. }
  202. static inline void ath9k_hw_init_cal_settings(struct ath_hw *ah)
  203. {
  204. ath9k_hw_private_ops(ah)->init_cal_settings(ah);
  205. }
  206. static inline u32 ath9k_hw_compute_pll_control(struct ath_hw *ah,
  207. struct ath9k_channel *chan)
  208. {
  209. return ath9k_hw_private_ops(ah)->compute_pll_control(ah, chan);
  210. }
  211. static inline void ath9k_hw_init_mode_gain_regs(struct ath_hw *ah)
  212. {
  213. if (!ath9k_hw_private_ops(ah)->init_mode_gain_regs)
  214. return;
  215. ath9k_hw_private_ops(ah)->init_mode_gain_regs(ah);
  216. }
  217. static inline void ath9k_hw_ani_cache_ini_regs(struct ath_hw *ah)
  218. {
  219. if (!ath9k_hw_private_ops(ah)->ani_cache_ini_regs)
  220. return;
  221. ath9k_hw_private_ops(ah)->ani_cache_ini_regs(ah);
  222. }
  223. #endif /* ATH9K_HW_OPS_H */