lmc_main.c 61 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129
  1. /*
  2. * Copyright (c) 1997-2000 LAN Media Corporation (LMC)
  3. * All rights reserved. www.lanmedia.com
  4. * Generic HDLC port Copyright (C) 2008 Krzysztof Halasa <khc@pm.waw.pl>
  5. *
  6. * This code is written by:
  7. * Andrew Stanley-Jones (asj@cban.com)
  8. * Rob Braun (bbraun@vix.com),
  9. * Michael Graff (explorer@vix.com) and
  10. * Matt Thomas (matt@3am-software.com).
  11. *
  12. * With Help By:
  13. * David Boggs
  14. * Ron Crane
  15. * Alan Cox
  16. *
  17. * This software may be used and distributed according to the terms
  18. * of the GNU General Public License version 2, incorporated herein by reference.
  19. *
  20. * Driver for the LanMedia LMC5200, LMC5245, LMC1000, LMC1200 cards.
  21. *
  22. * To control link specific options lmcctl is required.
  23. * It can be obtained from ftp.lanmedia.com.
  24. *
  25. * Linux driver notes:
  26. * Linux uses the device struct lmc_private to pass private information
  27. * around.
  28. *
  29. * The initialization portion of this driver (the lmc_reset() and the
  30. * lmc_dec_reset() functions, as well as the led controls and the
  31. * lmc_initcsrs() functions.
  32. *
  33. * The watchdog function runs every second and checks to see if
  34. * we still have link, and that the timing source is what we expected
  35. * it to be. If link is lost, the interface is marked down, and
  36. * we no longer can transmit.
  37. *
  38. */
  39. #include <linux/kernel.h>
  40. #include <linux/module.h>
  41. #include <linux/string.h>
  42. #include <linux/timer.h>
  43. #include <linux/ptrace.h>
  44. #include <linux/errno.h>
  45. #include <linux/ioport.h>
  46. #include <linux/slab.h>
  47. #include <linux/interrupt.h>
  48. #include <linux/pci.h>
  49. #include <linux/delay.h>
  50. #include <linux/hdlc.h>
  51. #include <linux/in.h>
  52. #include <linux/if_arp.h>
  53. #include <linux/netdevice.h>
  54. #include <linux/etherdevice.h>
  55. #include <linux/skbuff.h>
  56. #include <linux/inet.h>
  57. #include <linux/bitops.h>
  58. #include <asm/processor.h> /* Processor type for cache alignment. */
  59. #include <asm/io.h>
  60. #include <asm/dma.h>
  61. #include <asm/uaccess.h>
  62. //#include <asm/spinlock.h>
  63. #define DRIVER_MAJOR_VERSION 1
  64. #define DRIVER_MINOR_VERSION 34
  65. #define DRIVER_SUB_VERSION 0
  66. #define DRIVER_VERSION ((DRIVER_MAJOR_VERSION << 8) + DRIVER_MINOR_VERSION)
  67. #include "lmc.h"
  68. #include "lmc_var.h"
  69. #include "lmc_ioctl.h"
  70. #include "lmc_debug.h"
  71. #include "lmc_proto.h"
  72. static int LMC_PKT_BUF_SZ = 1542;
  73. static DEFINE_PCI_DEVICE_TABLE(lmc_pci_tbl) = {
  74. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  75. PCI_VENDOR_ID_LMC, PCI_ANY_ID },
  76. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  77. PCI_ANY_ID, PCI_VENDOR_ID_LMC },
  78. { 0 }
  79. };
  80. MODULE_DEVICE_TABLE(pci, lmc_pci_tbl);
  81. MODULE_LICENSE("GPL v2");
  82. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  83. struct net_device *dev);
  84. static int lmc_rx (struct net_device *dev);
  85. static int lmc_open(struct net_device *dev);
  86. static int lmc_close(struct net_device *dev);
  87. static struct net_device_stats *lmc_get_stats(struct net_device *dev);
  88. static irqreturn_t lmc_interrupt(int irq, void *dev_instance);
  89. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, size_t csr_size);
  90. static void lmc_softreset(lmc_softc_t * const);
  91. static void lmc_running_reset(struct net_device *dev);
  92. static int lmc_ifdown(struct net_device * const);
  93. static void lmc_watchdog(unsigned long data);
  94. static void lmc_reset(lmc_softc_t * const sc);
  95. static void lmc_dec_reset(lmc_softc_t * const sc);
  96. static void lmc_driver_timeout(struct net_device *dev);
  97. /*
  98. * linux reserves 16 device specific IOCTLs. We call them
  99. * LMCIOC* to control various bits of our world.
  100. */
  101. int lmc_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) /*fold00*/
  102. {
  103. lmc_softc_t *sc = dev_to_sc(dev);
  104. lmc_ctl_t ctl;
  105. int ret = -EOPNOTSUPP;
  106. u16 regVal;
  107. unsigned long flags;
  108. lmc_trace(dev, "lmc_ioctl in");
  109. /*
  110. * Most functions mess with the structure
  111. * Disable interrupts while we do the polling
  112. */
  113. switch (cmd) {
  114. /*
  115. * Return current driver state. Since we keep this up
  116. * To date internally, just copy this out to the user.
  117. */
  118. case LMCIOCGINFO: /*fold01*/
  119. if (copy_to_user(ifr->ifr_data, &sc->ictl, sizeof(lmc_ctl_t)))
  120. ret = -EFAULT;
  121. else
  122. ret = 0;
  123. break;
  124. case LMCIOCSINFO: /*fold01*/
  125. if (!capable(CAP_NET_ADMIN)) {
  126. ret = -EPERM;
  127. break;
  128. }
  129. if(dev->flags & IFF_UP){
  130. ret = -EBUSY;
  131. break;
  132. }
  133. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  134. ret = -EFAULT;
  135. break;
  136. }
  137. spin_lock_irqsave(&sc->lmc_lock, flags);
  138. sc->lmc_media->set_status (sc, &ctl);
  139. if(ctl.crc_length != sc->ictl.crc_length) {
  140. sc->lmc_media->set_crc_length(sc, ctl.crc_length);
  141. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16)
  142. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  143. else
  144. sc->TxDescriptControlInit &= ~LMC_TDES_ADD_CRC_DISABLE;
  145. }
  146. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  147. ret = 0;
  148. break;
  149. case LMCIOCIFTYPE: /*fold01*/
  150. {
  151. u16 old_type = sc->if_type;
  152. u16 new_type;
  153. if (!capable(CAP_NET_ADMIN)) {
  154. ret = -EPERM;
  155. break;
  156. }
  157. if (copy_from_user(&new_type, ifr->ifr_data, sizeof(u16))) {
  158. ret = -EFAULT;
  159. break;
  160. }
  161. if (new_type == old_type)
  162. {
  163. ret = 0 ;
  164. break; /* no change */
  165. }
  166. spin_lock_irqsave(&sc->lmc_lock, flags);
  167. lmc_proto_close(sc);
  168. sc->if_type = new_type;
  169. lmc_proto_attach(sc);
  170. ret = lmc_proto_open(sc);
  171. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  172. break;
  173. }
  174. case LMCIOCGETXINFO: /*fold01*/
  175. spin_lock_irqsave(&sc->lmc_lock, flags);
  176. sc->lmc_xinfo.Magic0 = 0xBEEFCAFE;
  177. sc->lmc_xinfo.PciCardType = sc->lmc_cardtype;
  178. sc->lmc_xinfo.PciSlotNumber = 0;
  179. sc->lmc_xinfo.DriverMajorVersion = DRIVER_MAJOR_VERSION;
  180. sc->lmc_xinfo.DriverMinorVersion = DRIVER_MINOR_VERSION;
  181. sc->lmc_xinfo.DriverSubVersion = DRIVER_SUB_VERSION;
  182. sc->lmc_xinfo.XilinxRevisionNumber =
  183. lmc_mii_readreg (sc, 0, 3) & 0xf;
  184. sc->lmc_xinfo.MaxFrameSize = LMC_PKT_BUF_SZ;
  185. sc->lmc_xinfo.link_status = sc->lmc_media->get_link_status (sc);
  186. sc->lmc_xinfo.mii_reg16 = lmc_mii_readreg (sc, 0, 16);
  187. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  188. sc->lmc_xinfo.Magic1 = 0xDEADBEEF;
  189. if (copy_to_user(ifr->ifr_data, &sc->lmc_xinfo,
  190. sizeof(struct lmc_xinfo)))
  191. ret = -EFAULT;
  192. else
  193. ret = 0;
  194. break;
  195. case LMCIOCGETLMCSTATS:
  196. spin_lock_irqsave(&sc->lmc_lock, flags);
  197. if (sc->lmc_cardtype == LMC_CARDTYPE_T1) {
  198. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_LSB);
  199. sc->extra_stats.framingBitErrorCount +=
  200. lmc_mii_readreg(sc, 0, 18) & 0xff;
  201. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_MSB);
  202. sc->extra_stats.framingBitErrorCount +=
  203. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  204. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_LSB);
  205. sc->extra_stats.lineCodeViolationCount +=
  206. lmc_mii_readreg(sc, 0, 18) & 0xff;
  207. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_MSB);
  208. sc->extra_stats.lineCodeViolationCount +=
  209. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  210. lmc_mii_writereg(sc, 0, 17, T1FRAMER_AERR);
  211. regVal = lmc_mii_readreg(sc, 0, 18) & 0xff;
  212. sc->extra_stats.lossOfFrameCount +=
  213. (regVal & T1FRAMER_LOF_MASK) >> 4;
  214. sc->extra_stats.changeOfFrameAlignmentCount +=
  215. (regVal & T1FRAMER_COFA_MASK) >> 2;
  216. sc->extra_stats.severelyErroredFrameCount +=
  217. regVal & T1FRAMER_SEF_MASK;
  218. }
  219. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  220. if (copy_to_user(ifr->ifr_data, &sc->lmc_device->stats,
  221. sizeof(sc->lmc_device->stats)) ||
  222. copy_to_user(ifr->ifr_data + sizeof(sc->lmc_device->stats),
  223. &sc->extra_stats, sizeof(sc->extra_stats)))
  224. ret = -EFAULT;
  225. else
  226. ret = 0;
  227. break;
  228. case LMCIOCCLEARLMCSTATS:
  229. if (!capable(CAP_NET_ADMIN)) {
  230. ret = -EPERM;
  231. break;
  232. }
  233. spin_lock_irqsave(&sc->lmc_lock, flags);
  234. memset(&sc->lmc_device->stats, 0, sizeof(sc->lmc_device->stats));
  235. memset(&sc->extra_stats, 0, sizeof(sc->extra_stats));
  236. sc->extra_stats.check = STATCHECK;
  237. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  238. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  239. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  240. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  241. ret = 0;
  242. break;
  243. case LMCIOCSETCIRCUIT: /*fold01*/
  244. if (!capable(CAP_NET_ADMIN)){
  245. ret = -EPERM;
  246. break;
  247. }
  248. if(dev->flags & IFF_UP){
  249. ret = -EBUSY;
  250. break;
  251. }
  252. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  253. ret = -EFAULT;
  254. break;
  255. }
  256. spin_lock_irqsave(&sc->lmc_lock, flags);
  257. sc->lmc_media->set_circuit_type(sc, ctl.circuit_type);
  258. sc->ictl.circuit_type = ctl.circuit_type;
  259. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  260. ret = 0;
  261. break;
  262. case LMCIOCRESET: /*fold01*/
  263. if (!capable(CAP_NET_ADMIN)){
  264. ret = -EPERM;
  265. break;
  266. }
  267. spin_lock_irqsave(&sc->lmc_lock, flags);
  268. /* Reset driver and bring back to current state */
  269. printk (" REG16 before reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  270. lmc_running_reset (dev);
  271. printk (" REG16 after reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  272. LMC_EVENT_LOG(LMC_EVENT_FORCEDRESET, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  273. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  274. ret = 0;
  275. break;
  276. #ifdef DEBUG
  277. case LMCIOCDUMPEVENTLOG:
  278. if (copy_to_user(ifr->ifr_data, &lmcEventLogIndex, sizeof(u32))) {
  279. ret = -EFAULT;
  280. break;
  281. }
  282. if (copy_to_user(ifr->ifr_data + sizeof(u32), lmcEventLogBuf,
  283. sizeof(lmcEventLogBuf)))
  284. ret = -EFAULT;
  285. else
  286. ret = 0;
  287. break;
  288. #endif /* end ifdef _DBG_EVENTLOG */
  289. case LMCIOCT1CONTROL: /*fold01*/
  290. if (sc->lmc_cardtype != LMC_CARDTYPE_T1){
  291. ret = -EOPNOTSUPP;
  292. break;
  293. }
  294. break;
  295. case LMCIOCXILINX: /*fold01*/
  296. {
  297. struct lmc_xilinx_control xc; /*fold02*/
  298. if (!capable(CAP_NET_ADMIN)){
  299. ret = -EPERM;
  300. break;
  301. }
  302. /*
  303. * Stop the xwitter whlie we restart the hardware
  304. */
  305. netif_stop_queue(dev);
  306. if (copy_from_user(&xc, ifr->ifr_data, sizeof(struct lmc_xilinx_control))) {
  307. ret = -EFAULT;
  308. break;
  309. }
  310. switch(xc.command){
  311. case lmc_xilinx_reset: /*fold02*/
  312. {
  313. u16 mii;
  314. spin_lock_irqsave(&sc->lmc_lock, flags);
  315. mii = lmc_mii_readreg (sc, 0, 16);
  316. /*
  317. * Make all of them 0 and make input
  318. */
  319. lmc_gpio_mkinput(sc, 0xff);
  320. /*
  321. * make the reset output
  322. */
  323. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  324. /*
  325. * RESET low to force configuration. This also forces
  326. * the transmitter clock to be internal, but we expect to reset
  327. * that later anyway.
  328. */
  329. sc->lmc_gpio &= ~LMC_GEP_RESET;
  330. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  331. /*
  332. * hold for more than 10 microseconds
  333. */
  334. udelay(50);
  335. sc->lmc_gpio |= LMC_GEP_RESET;
  336. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  337. /*
  338. * stop driving Xilinx-related signals
  339. */
  340. lmc_gpio_mkinput(sc, 0xff);
  341. /* Reset the frammer hardware */
  342. sc->lmc_media->set_link_status (sc, 1);
  343. sc->lmc_media->set_status (sc, NULL);
  344. // lmc_softreset(sc);
  345. {
  346. int i;
  347. for(i = 0; i < 5; i++){
  348. lmc_led_on(sc, LMC_DS3_LED0);
  349. mdelay(100);
  350. lmc_led_off(sc, LMC_DS3_LED0);
  351. lmc_led_on(sc, LMC_DS3_LED1);
  352. mdelay(100);
  353. lmc_led_off(sc, LMC_DS3_LED1);
  354. lmc_led_on(sc, LMC_DS3_LED3);
  355. mdelay(100);
  356. lmc_led_off(sc, LMC_DS3_LED3);
  357. lmc_led_on(sc, LMC_DS3_LED2);
  358. mdelay(100);
  359. lmc_led_off(sc, LMC_DS3_LED2);
  360. }
  361. }
  362. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  363. ret = 0x0;
  364. }
  365. break;
  366. case lmc_xilinx_load_prom: /*fold02*/
  367. {
  368. u16 mii;
  369. int timeout = 500000;
  370. spin_lock_irqsave(&sc->lmc_lock, flags);
  371. mii = lmc_mii_readreg (sc, 0, 16);
  372. /*
  373. * Make all of them 0 and make input
  374. */
  375. lmc_gpio_mkinput(sc, 0xff);
  376. /*
  377. * make the reset output
  378. */
  379. lmc_gpio_mkoutput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  380. /*
  381. * RESET low to force configuration. This also forces
  382. * the transmitter clock to be internal, but we expect to reset
  383. * that later anyway.
  384. */
  385. sc->lmc_gpio &= ~(LMC_GEP_RESET | LMC_GEP_DP);
  386. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  387. /*
  388. * hold for more than 10 microseconds
  389. */
  390. udelay(50);
  391. sc->lmc_gpio |= LMC_GEP_DP | LMC_GEP_RESET;
  392. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  393. /*
  394. * busy wait for the chip to reset
  395. */
  396. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  397. (timeout-- > 0))
  398. cpu_relax();
  399. /*
  400. * stop driving Xilinx-related signals
  401. */
  402. lmc_gpio_mkinput(sc, 0xff);
  403. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  404. ret = 0x0;
  405. break;
  406. }
  407. case lmc_xilinx_load: /*fold02*/
  408. {
  409. char *data;
  410. int pos;
  411. int timeout = 500000;
  412. if (!xc.data) {
  413. ret = -EINVAL;
  414. break;
  415. }
  416. data = kmalloc(xc.len, GFP_KERNEL);
  417. if (!data) {
  418. ret = -ENOMEM;
  419. break;
  420. }
  421. if(copy_from_user(data, xc.data, xc.len))
  422. {
  423. kfree(data);
  424. ret = -ENOMEM;
  425. break;
  426. }
  427. printk("%s: Starting load of data Len: %d at 0x%p == 0x%p\n", dev->name, xc.len, xc.data, data);
  428. spin_lock_irqsave(&sc->lmc_lock, flags);
  429. lmc_gpio_mkinput(sc, 0xff);
  430. /*
  431. * Clear the Xilinx and start prgramming from the DEC
  432. */
  433. /*
  434. * Set ouput as:
  435. * Reset: 0 (active)
  436. * DP: 0 (active)
  437. * Mode: 1
  438. *
  439. */
  440. sc->lmc_gpio = 0x00;
  441. sc->lmc_gpio &= ~LMC_GEP_DP;
  442. sc->lmc_gpio &= ~LMC_GEP_RESET;
  443. sc->lmc_gpio |= LMC_GEP_MODE;
  444. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  445. lmc_gpio_mkoutput(sc, LMC_GEP_MODE | LMC_GEP_DP | LMC_GEP_RESET);
  446. /*
  447. * Wait at least 10 us 20 to be safe
  448. */
  449. udelay(50);
  450. /*
  451. * Clear reset and activate programming lines
  452. * Reset: Input
  453. * DP: Input
  454. * Clock: Output
  455. * Data: Output
  456. * Mode: Output
  457. */
  458. lmc_gpio_mkinput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  459. /*
  460. * Set LOAD, DATA, Clock to 1
  461. */
  462. sc->lmc_gpio = 0x00;
  463. sc->lmc_gpio |= LMC_GEP_MODE;
  464. sc->lmc_gpio |= LMC_GEP_DATA;
  465. sc->lmc_gpio |= LMC_GEP_CLK;
  466. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  467. lmc_gpio_mkoutput(sc, LMC_GEP_DATA | LMC_GEP_CLK | LMC_GEP_MODE );
  468. /*
  469. * busy wait for the chip to reset
  470. */
  471. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  472. (timeout-- > 0))
  473. cpu_relax();
  474. printk(KERN_DEBUG "%s: Waited %d for the Xilinx to clear it's memory\n", dev->name, 500000-timeout);
  475. for(pos = 0; pos < xc.len; pos++){
  476. switch(data[pos]){
  477. case 0:
  478. sc->lmc_gpio &= ~LMC_GEP_DATA; /* Data is 0 */
  479. break;
  480. case 1:
  481. sc->lmc_gpio |= LMC_GEP_DATA; /* Data is 1 */
  482. break;
  483. default:
  484. printk(KERN_WARNING "%s Bad data in xilinx programming data at %d, got %d wanted 0 or 1\n", dev->name, pos, data[pos]);
  485. sc->lmc_gpio |= LMC_GEP_DATA; /* Assume it's 1 */
  486. }
  487. sc->lmc_gpio &= ~LMC_GEP_CLK; /* Clock to zero */
  488. sc->lmc_gpio |= LMC_GEP_MODE;
  489. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  490. udelay(1);
  491. sc->lmc_gpio |= LMC_GEP_CLK; /* Put the clack back to one */
  492. sc->lmc_gpio |= LMC_GEP_MODE;
  493. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  494. udelay(1);
  495. }
  496. if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0){
  497. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (corrupted data)\n", dev->name);
  498. }
  499. else if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_DP) == 0){
  500. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (done)\n", dev->name);
  501. }
  502. else {
  503. printk(KERN_DEBUG "%s: Done reprogramming Xilinx, %d bits, good luck!\n", dev->name, pos);
  504. }
  505. lmc_gpio_mkinput(sc, 0xff);
  506. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  507. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  508. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  509. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  510. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  511. kfree(data);
  512. ret = 0;
  513. break;
  514. }
  515. default: /*fold02*/
  516. ret = -EBADE;
  517. break;
  518. }
  519. netif_wake_queue(dev);
  520. sc->lmc_txfull = 0;
  521. }
  522. break;
  523. default: /*fold01*/
  524. /* If we don't know what to do, give the protocol a shot. */
  525. ret = lmc_proto_ioctl (sc, ifr, cmd);
  526. break;
  527. }
  528. lmc_trace(dev, "lmc_ioctl out");
  529. return ret;
  530. }
  531. /* the watchdog process that cruises around */
  532. static void lmc_watchdog (unsigned long data) /*fold00*/
  533. {
  534. struct net_device *dev = (struct net_device *)data;
  535. lmc_softc_t *sc = dev_to_sc(dev);
  536. int link_status;
  537. u32 ticks;
  538. unsigned long flags;
  539. lmc_trace(dev, "lmc_watchdog in");
  540. spin_lock_irqsave(&sc->lmc_lock, flags);
  541. if(sc->check != 0xBEAFCAFE){
  542. printk("LMC: Corrupt net_device struct, breaking out\n");
  543. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  544. return;
  545. }
  546. /* Make sure the tx jabber and rx watchdog are off,
  547. * and the transmit and receive processes are running.
  548. */
  549. LMC_CSR_WRITE (sc, csr_15, 0x00000011);
  550. sc->lmc_cmdmode |= TULIP_CMD_TXRUN | TULIP_CMD_RXRUN;
  551. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  552. if (sc->lmc_ok == 0)
  553. goto kick_timer;
  554. LMC_EVENT_LOG(LMC_EVENT_WATCHDOG, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  555. /* --- begin time out check -----------------------------------
  556. * check for a transmit interrupt timeout
  557. * Has the packet xmt vs xmt serviced threshold been exceeded */
  558. if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  559. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  560. sc->tx_TimeoutInd == 0)
  561. {
  562. /* wait for the watchdog to come around again */
  563. sc->tx_TimeoutInd = 1;
  564. }
  565. else if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  566. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  567. sc->tx_TimeoutInd)
  568. {
  569. LMC_EVENT_LOG(LMC_EVENT_XMTINTTMO, LMC_CSR_READ (sc, csr_status), 0);
  570. sc->tx_TimeoutDisplay = 1;
  571. sc->extra_stats.tx_TimeoutCnt++;
  572. /* DEC chip is stuck, hit it with a RESET!!!! */
  573. lmc_running_reset (dev);
  574. /* look at receive & transmit process state to make sure they are running */
  575. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  576. /* look at: DSR - 02 for Reg 16
  577. * CTS - 08
  578. * DCD - 10
  579. * RI - 20
  580. * for Reg 17
  581. */
  582. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg (sc, 0, 16), lmc_mii_readreg (sc, 0, 17));
  583. /* reset the transmit timeout detection flag */
  584. sc->tx_TimeoutInd = 0;
  585. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  586. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  587. } else {
  588. sc->tx_TimeoutInd = 0;
  589. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  590. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  591. }
  592. /* --- end time out check ----------------------------------- */
  593. link_status = sc->lmc_media->get_link_status (sc);
  594. /*
  595. * hardware level link lost, but the interface is marked as up.
  596. * Mark it as down.
  597. */
  598. if ((link_status == 0) && (sc->last_link_status != 0)) {
  599. printk(KERN_WARNING "%s: hardware/physical link down\n", dev->name);
  600. sc->last_link_status = 0;
  601. /* lmc_reset (sc); Why reset??? The link can go down ok */
  602. /* Inform the world that link has been lost */
  603. netif_carrier_off(dev);
  604. }
  605. /*
  606. * hardware link is up, but the interface is marked as down.
  607. * Bring it back up again.
  608. */
  609. if (link_status != 0 && sc->last_link_status == 0) {
  610. printk(KERN_WARNING "%s: hardware/physical link up\n", dev->name);
  611. sc->last_link_status = 1;
  612. /* lmc_reset (sc); Again why reset??? */
  613. netif_carrier_on(dev);
  614. }
  615. /* Call media specific watchdog functions */
  616. sc->lmc_media->watchdog(sc);
  617. /*
  618. * Poke the transmitter to make sure it
  619. * never stops, even if we run out of mem
  620. */
  621. LMC_CSR_WRITE(sc, csr_rxpoll, 0);
  622. /*
  623. * Check for code that failed
  624. * and try and fix it as appropriate
  625. */
  626. if(sc->failed_ring == 1){
  627. /*
  628. * Failed to setup the recv/xmit rin
  629. * Try again
  630. */
  631. sc->failed_ring = 0;
  632. lmc_softreset(sc);
  633. }
  634. if(sc->failed_recv_alloc == 1){
  635. /*
  636. * We failed to alloc mem in the
  637. * interrupt handler, go through the rings
  638. * and rebuild them
  639. */
  640. sc->failed_recv_alloc = 0;
  641. lmc_softreset(sc);
  642. }
  643. /*
  644. * remember the timer value
  645. */
  646. kick_timer:
  647. ticks = LMC_CSR_READ (sc, csr_gp_timer);
  648. LMC_CSR_WRITE (sc, csr_gp_timer, 0xffffffffUL);
  649. sc->ictl.ticks = 0x0000ffff - (ticks & 0x0000ffff);
  650. /*
  651. * restart this timer.
  652. */
  653. sc->timer.expires = jiffies + (HZ);
  654. add_timer (&sc->timer);
  655. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  656. lmc_trace(dev, "lmc_watchdog out");
  657. }
  658. static int lmc_attach(struct net_device *dev, unsigned short encoding,
  659. unsigned short parity)
  660. {
  661. if (encoding == ENCODING_NRZ && parity == PARITY_CRC16_PR1_CCITT)
  662. return 0;
  663. return -EINVAL;
  664. }
  665. static const struct net_device_ops lmc_ops = {
  666. .ndo_open = lmc_open,
  667. .ndo_stop = lmc_close,
  668. .ndo_change_mtu = hdlc_change_mtu,
  669. .ndo_start_xmit = hdlc_start_xmit,
  670. .ndo_do_ioctl = lmc_ioctl,
  671. .ndo_tx_timeout = lmc_driver_timeout,
  672. .ndo_get_stats = lmc_get_stats,
  673. };
  674. static int lmc_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
  675. {
  676. lmc_softc_t *sc;
  677. struct net_device *dev;
  678. u16 subdevice;
  679. u16 AdapModelNum;
  680. int err;
  681. static int cards_found;
  682. /* lmc_trace(dev, "lmc_init_one in"); */
  683. err = pci_enable_device(pdev);
  684. if (err) {
  685. printk(KERN_ERR "lmc: pci enable failed: %d\n", err);
  686. return err;
  687. }
  688. err = pci_request_regions(pdev, "lmc");
  689. if (err) {
  690. printk(KERN_ERR "lmc: pci_request_region failed\n");
  691. goto err_req_io;
  692. }
  693. /*
  694. * Allocate our own device structure
  695. */
  696. sc = kzalloc(sizeof(lmc_softc_t), GFP_KERNEL);
  697. if (!sc) {
  698. err = -ENOMEM;
  699. goto err_kzalloc;
  700. }
  701. dev = alloc_hdlcdev(sc);
  702. if (!dev) {
  703. printk(KERN_ERR "lmc:alloc_netdev for device failed\n");
  704. goto err_hdlcdev;
  705. }
  706. dev->type = ARPHRD_HDLC;
  707. dev_to_hdlc(dev)->xmit = lmc_start_xmit;
  708. dev_to_hdlc(dev)->attach = lmc_attach;
  709. dev->netdev_ops = &lmc_ops;
  710. dev->watchdog_timeo = HZ; /* 1 second */
  711. dev->tx_queue_len = 100;
  712. sc->lmc_device = dev;
  713. sc->name = dev->name;
  714. sc->if_type = LMC_PPP;
  715. sc->check = 0xBEAFCAFE;
  716. dev->base_addr = pci_resource_start(pdev, 0);
  717. dev->irq = pdev->irq;
  718. pci_set_drvdata(pdev, dev);
  719. SET_NETDEV_DEV(dev, &pdev->dev);
  720. /*
  721. * This will get the protocol layer ready and do any 1 time init's
  722. * Must have a valid sc and dev structure
  723. */
  724. lmc_proto_attach(sc);
  725. /* Init the spin lock so can call it latter */
  726. spin_lock_init(&sc->lmc_lock);
  727. pci_set_master(pdev);
  728. printk(KERN_INFO "%s: detected at %lx, irq %d\n", dev->name,
  729. dev->base_addr, dev->irq);
  730. err = register_hdlc_device(dev);
  731. if (err) {
  732. printk(KERN_ERR "%s: register_netdev failed.\n", dev->name);
  733. free_netdev(dev);
  734. goto err_hdlcdev;
  735. }
  736. sc->lmc_cardtype = LMC_CARDTYPE_UNKNOWN;
  737. sc->lmc_timing = LMC_CTL_CLOCK_SOURCE_EXT;
  738. /*
  739. *
  740. * Check either the subvendor or the subdevice, some systems reverse
  741. * the setting in the bois, seems to be version and arch dependent?
  742. * Fix the error, exchange the two values
  743. */
  744. if ((subdevice = pdev->subsystem_device) == PCI_VENDOR_ID_LMC)
  745. subdevice = pdev->subsystem_vendor;
  746. switch (subdevice) {
  747. case PCI_DEVICE_ID_LMC_HSSI:
  748. printk(KERN_INFO "%s: LMC HSSI\n", dev->name);
  749. sc->lmc_cardtype = LMC_CARDTYPE_HSSI;
  750. sc->lmc_media = &lmc_hssi_media;
  751. break;
  752. case PCI_DEVICE_ID_LMC_DS3:
  753. printk(KERN_INFO "%s: LMC DS3\n", dev->name);
  754. sc->lmc_cardtype = LMC_CARDTYPE_DS3;
  755. sc->lmc_media = &lmc_ds3_media;
  756. break;
  757. case PCI_DEVICE_ID_LMC_SSI:
  758. printk(KERN_INFO "%s: LMC SSI\n", dev->name);
  759. sc->lmc_cardtype = LMC_CARDTYPE_SSI;
  760. sc->lmc_media = &lmc_ssi_media;
  761. break;
  762. case PCI_DEVICE_ID_LMC_T1:
  763. printk(KERN_INFO "%s: LMC T1\n", dev->name);
  764. sc->lmc_cardtype = LMC_CARDTYPE_T1;
  765. sc->lmc_media = &lmc_t1_media;
  766. break;
  767. default:
  768. printk(KERN_WARNING "%s: LMC UNKNOWN CARD!\n", dev->name);
  769. break;
  770. }
  771. lmc_initcsrs (sc, dev->base_addr, 8);
  772. lmc_gpio_mkinput (sc, 0xff);
  773. sc->lmc_gpio = 0; /* drive no signals yet */
  774. sc->lmc_media->defaults (sc);
  775. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  776. /* verify that the PCI Sub System ID matches the Adapter Model number
  777. * from the MII register
  778. */
  779. AdapModelNum = (lmc_mii_readreg (sc, 0, 3) & 0x3f0) >> 4;
  780. if ((AdapModelNum != LMC_ADAP_T1 || /* detect LMC1200 */
  781. subdevice != PCI_DEVICE_ID_LMC_T1) &&
  782. (AdapModelNum != LMC_ADAP_SSI || /* detect LMC1000 */
  783. subdevice != PCI_DEVICE_ID_LMC_SSI) &&
  784. (AdapModelNum != LMC_ADAP_DS3 || /* detect LMC5245 */
  785. subdevice != PCI_DEVICE_ID_LMC_DS3) &&
  786. (AdapModelNum != LMC_ADAP_HSSI || /* detect LMC5200 */
  787. subdevice != PCI_DEVICE_ID_LMC_HSSI))
  788. printk(KERN_WARNING "%s: Model number (%d) miscompare for PCI"
  789. " Subsystem ID = 0x%04x\n",
  790. dev->name, AdapModelNum, subdevice);
  791. /*
  792. * reset clock
  793. */
  794. LMC_CSR_WRITE (sc, csr_gp_timer, 0xFFFFFFFFUL);
  795. sc->board_idx = cards_found++;
  796. sc->extra_stats.check = STATCHECK;
  797. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  798. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  799. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  800. sc->lmc_ok = 0;
  801. sc->last_link_status = 0;
  802. lmc_trace(dev, "lmc_init_one out");
  803. return 0;
  804. err_hdlcdev:
  805. kfree(sc);
  806. err_kzalloc:
  807. pci_release_regions(pdev);
  808. err_req_io:
  809. pci_disable_device(pdev);
  810. return err;
  811. }
  812. /*
  813. * Called from pci when removing module.
  814. */
  815. static void lmc_remove_one(struct pci_dev *pdev)
  816. {
  817. struct net_device *dev = pci_get_drvdata(pdev);
  818. if (dev) {
  819. printk(KERN_DEBUG "%s: removing...\n", dev->name);
  820. unregister_hdlc_device(dev);
  821. free_netdev(dev);
  822. pci_release_regions(pdev);
  823. pci_disable_device(pdev);
  824. }
  825. }
  826. /* After this is called, packets can be sent.
  827. * Does not initialize the addresses
  828. */
  829. static int lmc_open(struct net_device *dev)
  830. {
  831. lmc_softc_t *sc = dev_to_sc(dev);
  832. int err;
  833. lmc_trace(dev, "lmc_open in");
  834. lmc_led_on(sc, LMC_DS3_LED0);
  835. lmc_dec_reset(sc);
  836. lmc_reset(sc);
  837. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ(sc, csr_status), 0);
  838. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg(sc, 0, 16),
  839. lmc_mii_readreg(sc, 0, 17));
  840. if (sc->lmc_ok){
  841. lmc_trace(dev, "lmc_open lmc_ok out");
  842. return 0;
  843. }
  844. lmc_softreset (sc);
  845. /* Since we have to use PCI bus, this should work on x86,alpha,ppc */
  846. if (request_irq (dev->irq, lmc_interrupt, IRQF_SHARED, dev->name, dev)){
  847. printk(KERN_WARNING "%s: could not get irq: %d\n", dev->name, dev->irq);
  848. lmc_trace(dev, "lmc_open irq failed out");
  849. return -EAGAIN;
  850. }
  851. sc->got_irq = 1;
  852. /* Assert Terminal Active */
  853. sc->lmc_miireg16 |= LMC_MII16_LED_ALL;
  854. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  855. /*
  856. * reset to last state.
  857. */
  858. sc->lmc_media->set_status (sc, NULL);
  859. /* setup default bits to be used in tulip_desc_t transmit descriptor
  860. * -baz */
  861. sc->TxDescriptControlInit = (
  862. LMC_TDES_INTERRUPT_ON_COMPLETION
  863. | LMC_TDES_FIRST_SEGMENT
  864. | LMC_TDES_LAST_SEGMENT
  865. | LMC_TDES_SECOND_ADDR_CHAINED
  866. | LMC_TDES_DISABLE_PADDING
  867. );
  868. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16) {
  869. /* disable 32 bit CRC generated by ASIC */
  870. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  871. }
  872. sc->lmc_media->set_crc_length(sc, sc->ictl.crc_length);
  873. /* Acknoledge the Terminal Active and light LEDs */
  874. /* dev->flags |= IFF_UP; */
  875. if ((err = lmc_proto_open(sc)) != 0)
  876. return err;
  877. netif_start_queue(dev);
  878. sc->extra_stats.tx_tbusy0++;
  879. /*
  880. * select what interrupts we want to get
  881. */
  882. sc->lmc_intrmask = 0;
  883. /* Should be using the default interrupt mask defined in the .h file. */
  884. sc->lmc_intrmask |= (TULIP_STS_NORMALINTR
  885. | TULIP_STS_RXINTR
  886. | TULIP_STS_TXINTR
  887. | TULIP_STS_ABNRMLINTR
  888. | TULIP_STS_SYSERROR
  889. | TULIP_STS_TXSTOPPED
  890. | TULIP_STS_TXUNDERFLOW
  891. | TULIP_STS_RXSTOPPED
  892. | TULIP_STS_RXNOBUF
  893. );
  894. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  895. sc->lmc_cmdmode |= TULIP_CMD_TXRUN;
  896. sc->lmc_cmdmode |= TULIP_CMD_RXRUN;
  897. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  898. sc->lmc_ok = 1; /* Run watchdog */
  899. /*
  900. * Set the if up now - pfb
  901. */
  902. sc->last_link_status = 1;
  903. /*
  904. * Setup a timer for the watchdog on probe, and start it running.
  905. * Since lmc_ok == 0, it will be a NOP for now.
  906. */
  907. init_timer (&sc->timer);
  908. sc->timer.expires = jiffies + HZ;
  909. sc->timer.data = (unsigned long) dev;
  910. sc->timer.function = lmc_watchdog;
  911. add_timer (&sc->timer);
  912. lmc_trace(dev, "lmc_open out");
  913. return 0;
  914. }
  915. /* Total reset to compensate for the AdTran DSU doing bad things
  916. * under heavy load
  917. */
  918. static void lmc_running_reset (struct net_device *dev) /*fold00*/
  919. {
  920. lmc_softc_t *sc = dev_to_sc(dev);
  921. lmc_trace(dev, "lmc_running_reset in");
  922. /* stop interrupts */
  923. /* Clear the interrupt mask */
  924. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  925. lmc_dec_reset (sc);
  926. lmc_reset (sc);
  927. lmc_softreset (sc);
  928. /* sc->lmc_miireg16 |= LMC_MII16_LED_ALL; */
  929. sc->lmc_media->set_link_status (sc, 1);
  930. sc->lmc_media->set_status (sc, NULL);
  931. netif_wake_queue(dev);
  932. sc->lmc_txfull = 0;
  933. sc->extra_stats.tx_tbusy0++;
  934. sc->lmc_intrmask = TULIP_DEFAULT_INTR_MASK;
  935. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  936. sc->lmc_cmdmode |= (TULIP_CMD_TXRUN | TULIP_CMD_RXRUN);
  937. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  938. lmc_trace(dev, "lmc_runnin_reset_out");
  939. }
  940. /* This is what is called when you ifconfig down a device.
  941. * This disables the timer for the watchdog and keepalives,
  942. * and disables the irq for dev.
  943. */
  944. static int lmc_close(struct net_device *dev)
  945. {
  946. /* not calling release_region() as we should */
  947. lmc_softc_t *sc = dev_to_sc(dev);
  948. lmc_trace(dev, "lmc_close in");
  949. sc->lmc_ok = 0;
  950. sc->lmc_media->set_link_status (sc, 0);
  951. del_timer (&sc->timer);
  952. lmc_proto_close(sc);
  953. lmc_ifdown (dev);
  954. lmc_trace(dev, "lmc_close out");
  955. return 0;
  956. }
  957. /* Ends the transfer of packets */
  958. /* When the interface goes down, this is called */
  959. static int lmc_ifdown (struct net_device *dev) /*fold00*/
  960. {
  961. lmc_softc_t *sc = dev_to_sc(dev);
  962. u32 csr6;
  963. int i;
  964. lmc_trace(dev, "lmc_ifdown in");
  965. /* Don't let anything else go on right now */
  966. // dev->start = 0;
  967. netif_stop_queue(dev);
  968. sc->extra_stats.tx_tbusy1++;
  969. /* stop interrupts */
  970. /* Clear the interrupt mask */
  971. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  972. /* Stop Tx and Rx on the chip */
  973. csr6 = LMC_CSR_READ (sc, csr_command);
  974. csr6 &= ~LMC_DEC_ST; /* Turn off the Transmission bit */
  975. csr6 &= ~LMC_DEC_SR; /* Turn off the Receive bit */
  976. LMC_CSR_WRITE (sc, csr_command, csr6);
  977. sc->lmc_device->stats.rx_missed_errors +=
  978. LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  979. /* release the interrupt */
  980. if(sc->got_irq == 1){
  981. free_irq (dev->irq, dev);
  982. sc->got_irq = 0;
  983. }
  984. /* free skbuffs in the Rx queue */
  985. for (i = 0; i < LMC_RXDESCS; i++)
  986. {
  987. struct sk_buff *skb = sc->lmc_rxq[i];
  988. sc->lmc_rxq[i] = NULL;
  989. sc->lmc_rxring[i].status = 0;
  990. sc->lmc_rxring[i].length = 0;
  991. sc->lmc_rxring[i].buffer1 = 0xDEADBEEF;
  992. if (skb != NULL)
  993. dev_kfree_skb(skb);
  994. sc->lmc_rxq[i] = NULL;
  995. }
  996. for (i = 0; i < LMC_TXDESCS; i++)
  997. {
  998. if (sc->lmc_txq[i] != NULL)
  999. dev_kfree_skb(sc->lmc_txq[i]);
  1000. sc->lmc_txq[i] = NULL;
  1001. }
  1002. lmc_led_off (sc, LMC_MII16_LED_ALL);
  1003. netif_wake_queue(dev);
  1004. sc->extra_stats.tx_tbusy0++;
  1005. lmc_trace(dev, "lmc_ifdown out");
  1006. return 0;
  1007. }
  1008. /* Interrupt handling routine. This will take an incoming packet, or clean
  1009. * up after a trasmit.
  1010. */
  1011. static irqreturn_t lmc_interrupt (int irq, void *dev_instance) /*fold00*/
  1012. {
  1013. struct net_device *dev = (struct net_device *) dev_instance;
  1014. lmc_softc_t *sc = dev_to_sc(dev);
  1015. u32 csr;
  1016. int i;
  1017. s32 stat;
  1018. unsigned int badtx;
  1019. u32 firstcsr;
  1020. int max_work = LMC_RXDESCS;
  1021. int handled = 0;
  1022. lmc_trace(dev, "lmc_interrupt in");
  1023. spin_lock(&sc->lmc_lock);
  1024. /*
  1025. * Read the csr to find what interrupts we have (if any)
  1026. */
  1027. csr = LMC_CSR_READ (sc, csr_status);
  1028. /*
  1029. * Make sure this is our interrupt
  1030. */
  1031. if ( ! (csr & sc->lmc_intrmask)) {
  1032. goto lmc_int_fail_out;
  1033. }
  1034. firstcsr = csr;
  1035. /* always go through this loop at least once */
  1036. while (csr & sc->lmc_intrmask) {
  1037. handled = 1;
  1038. /*
  1039. * Clear interrupt bits, we handle all case below
  1040. */
  1041. LMC_CSR_WRITE (sc, csr_status, csr);
  1042. /*
  1043. * One of
  1044. * - Transmit process timed out CSR5<1>
  1045. * - Transmit jabber timeout CSR5<3>
  1046. * - Transmit underflow CSR5<5>
  1047. * - Transmit Receiver buffer unavailable CSR5<7>
  1048. * - Receive process stopped CSR5<8>
  1049. * - Receive watchdog timeout CSR5<9>
  1050. * - Early transmit interrupt CSR5<10>
  1051. *
  1052. * Is this really right? Should we do a running reset for jabber?
  1053. * (being a WAN card and all)
  1054. */
  1055. if (csr & TULIP_STS_ABNRMLINTR){
  1056. lmc_running_reset (dev);
  1057. break;
  1058. }
  1059. if (csr & TULIP_STS_RXINTR){
  1060. lmc_trace(dev, "rx interrupt");
  1061. lmc_rx (dev);
  1062. }
  1063. if (csr & (TULIP_STS_TXINTR | TULIP_STS_TXNOBUF | TULIP_STS_TXSTOPPED)) {
  1064. int n_compl = 0 ;
  1065. /* reset the transmit timeout detection flag -baz */
  1066. sc->extra_stats.tx_NoCompleteCnt = 0;
  1067. badtx = sc->lmc_taint_tx;
  1068. i = badtx % LMC_TXDESCS;
  1069. while ((badtx < sc->lmc_next_tx)) {
  1070. stat = sc->lmc_txring[i].status;
  1071. LMC_EVENT_LOG (LMC_EVENT_XMTINT, stat,
  1072. sc->lmc_txring[i].length);
  1073. /*
  1074. * If bit 31 is 1 the tulip owns it break out of the loop
  1075. */
  1076. if (stat & 0x80000000)
  1077. break;
  1078. n_compl++ ; /* i.e., have an empty slot in ring */
  1079. /*
  1080. * If we have no skbuff or have cleared it
  1081. * Already continue to the next buffer
  1082. */
  1083. if (sc->lmc_txq[i] == NULL)
  1084. continue;
  1085. /*
  1086. * Check the total error summary to look for any errors
  1087. */
  1088. if (stat & 0x8000) {
  1089. sc->lmc_device->stats.tx_errors++;
  1090. if (stat & 0x4104)
  1091. sc->lmc_device->stats.tx_aborted_errors++;
  1092. if (stat & 0x0C00)
  1093. sc->lmc_device->stats.tx_carrier_errors++;
  1094. if (stat & 0x0200)
  1095. sc->lmc_device->stats.tx_window_errors++;
  1096. if (stat & 0x0002)
  1097. sc->lmc_device->stats.tx_fifo_errors++;
  1098. } else {
  1099. sc->lmc_device->stats.tx_bytes += sc->lmc_txring[i].length & 0x7ff;
  1100. sc->lmc_device->stats.tx_packets++;
  1101. }
  1102. // dev_kfree_skb(sc->lmc_txq[i]);
  1103. dev_kfree_skb_irq(sc->lmc_txq[i]);
  1104. sc->lmc_txq[i] = NULL;
  1105. badtx++;
  1106. i = badtx % LMC_TXDESCS;
  1107. }
  1108. if (sc->lmc_next_tx - badtx > LMC_TXDESCS)
  1109. {
  1110. printk ("%s: out of sync pointer\n", dev->name);
  1111. badtx += LMC_TXDESCS;
  1112. }
  1113. LMC_EVENT_LOG(LMC_EVENT_TBUSY0, n_compl, 0);
  1114. sc->lmc_txfull = 0;
  1115. netif_wake_queue(dev);
  1116. sc->extra_stats.tx_tbusy0++;
  1117. #ifdef DEBUG
  1118. sc->extra_stats.dirtyTx = badtx;
  1119. sc->extra_stats.lmc_next_tx = sc->lmc_next_tx;
  1120. sc->extra_stats.lmc_txfull = sc->lmc_txfull;
  1121. #endif
  1122. sc->lmc_taint_tx = badtx;
  1123. /*
  1124. * Why was there a break here???
  1125. */
  1126. } /* end handle transmit interrupt */
  1127. if (csr & TULIP_STS_SYSERROR) {
  1128. u32 error;
  1129. printk (KERN_WARNING "%s: system bus error csr: %#8.8x\n", dev->name, csr);
  1130. error = csr>>23 & 0x7;
  1131. switch(error){
  1132. case 0x000:
  1133. printk(KERN_WARNING "%s: Parity Fault (bad)\n", dev->name);
  1134. break;
  1135. case 0x001:
  1136. printk(KERN_WARNING "%s: Master Abort (naughty)\n", dev->name);
  1137. break;
  1138. case 0x010:
  1139. printk(KERN_WARNING "%s: Target Abort (not so naughty)\n", dev->name);
  1140. break;
  1141. default:
  1142. printk(KERN_WARNING "%s: This bus error code was supposed to be reserved!\n", dev->name);
  1143. }
  1144. lmc_dec_reset (sc);
  1145. lmc_reset (sc);
  1146. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1147. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1148. lmc_mii_readreg (sc, 0, 16),
  1149. lmc_mii_readreg (sc, 0, 17));
  1150. }
  1151. if(max_work-- <= 0)
  1152. break;
  1153. /*
  1154. * Get current csr status to make sure
  1155. * we've cleared all interrupts
  1156. */
  1157. csr = LMC_CSR_READ (sc, csr_status);
  1158. } /* end interrupt loop */
  1159. LMC_EVENT_LOG(LMC_EVENT_INT, firstcsr, csr);
  1160. lmc_int_fail_out:
  1161. spin_unlock(&sc->lmc_lock);
  1162. lmc_trace(dev, "lmc_interrupt out");
  1163. return IRQ_RETVAL(handled);
  1164. }
  1165. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  1166. struct net_device *dev)
  1167. {
  1168. lmc_softc_t *sc = dev_to_sc(dev);
  1169. u32 flag;
  1170. int entry;
  1171. unsigned long flags;
  1172. lmc_trace(dev, "lmc_start_xmit in");
  1173. spin_lock_irqsave(&sc->lmc_lock, flags);
  1174. /* normal path, tbusy known to be zero */
  1175. entry = sc->lmc_next_tx % LMC_TXDESCS;
  1176. sc->lmc_txq[entry] = skb;
  1177. sc->lmc_txring[entry].buffer1 = virt_to_bus (skb->data);
  1178. LMC_CONSOLE_LOG("xmit", skb->data, skb->len);
  1179. #ifndef GCOM
  1180. /* If the queue is less than half full, don't interrupt */
  1181. if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS / 2)
  1182. {
  1183. /* Do not interrupt on completion of this packet */
  1184. flag = 0x60000000;
  1185. netif_wake_queue(dev);
  1186. }
  1187. else if (sc->lmc_next_tx - sc->lmc_taint_tx == LMC_TXDESCS / 2)
  1188. {
  1189. /* This generates an interrupt on completion of this packet */
  1190. flag = 0xe0000000;
  1191. netif_wake_queue(dev);
  1192. }
  1193. else if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS - 1)
  1194. {
  1195. /* Do not interrupt on completion of this packet */
  1196. flag = 0x60000000;
  1197. netif_wake_queue(dev);
  1198. }
  1199. else
  1200. {
  1201. /* This generates an interrupt on completion of this packet */
  1202. flag = 0xe0000000;
  1203. sc->lmc_txfull = 1;
  1204. netif_stop_queue(dev);
  1205. }
  1206. #else
  1207. flag = LMC_TDES_INTERRUPT_ON_COMPLETION;
  1208. if (sc->lmc_next_tx - sc->lmc_taint_tx >= LMC_TXDESCS - 1)
  1209. { /* ring full, go busy */
  1210. sc->lmc_txfull = 1;
  1211. netif_stop_queue(dev);
  1212. sc->extra_stats.tx_tbusy1++;
  1213. LMC_EVENT_LOG(LMC_EVENT_TBUSY1, entry, 0);
  1214. }
  1215. #endif
  1216. if (entry == LMC_TXDESCS - 1) /* last descriptor in ring */
  1217. flag |= LMC_TDES_END_OF_RING; /* flag as such for Tulip */
  1218. /* don't pad small packets either */
  1219. flag = sc->lmc_txring[entry].length = (skb->len) | flag |
  1220. sc->TxDescriptControlInit;
  1221. /* set the transmit timeout flag to be checked in
  1222. * the watchdog timer handler. -baz
  1223. */
  1224. sc->extra_stats.tx_NoCompleteCnt++;
  1225. sc->lmc_next_tx++;
  1226. /* give ownership to the chip */
  1227. LMC_EVENT_LOG(LMC_EVENT_XMT, flag, entry);
  1228. sc->lmc_txring[entry].status = 0x80000000;
  1229. /* send now! */
  1230. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1231. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1232. lmc_trace(dev, "lmc_start_xmit_out");
  1233. return NETDEV_TX_OK;
  1234. }
  1235. static int lmc_rx(struct net_device *dev)
  1236. {
  1237. lmc_softc_t *sc = dev_to_sc(dev);
  1238. int i;
  1239. int rx_work_limit = LMC_RXDESCS;
  1240. unsigned int next_rx;
  1241. int rxIntLoopCnt; /* debug -baz */
  1242. int localLengthErrCnt = 0;
  1243. long stat;
  1244. struct sk_buff *skb, *nsb;
  1245. u16 len;
  1246. lmc_trace(dev, "lmc_rx in");
  1247. lmc_led_on(sc, LMC_DS3_LED3);
  1248. rxIntLoopCnt = 0; /* debug -baz */
  1249. i = sc->lmc_next_rx % LMC_RXDESCS;
  1250. next_rx = sc->lmc_next_rx;
  1251. while (((stat = sc->lmc_rxring[i].status) & LMC_RDES_OWN_BIT) != DESC_OWNED_BY_DC21X4)
  1252. {
  1253. rxIntLoopCnt++; /* debug -baz */
  1254. len = ((stat & LMC_RDES_FRAME_LENGTH) >> RDES_FRAME_LENGTH_BIT_NUMBER);
  1255. if ((stat & 0x0300) != 0x0300) { /* Check first segment and last segment */
  1256. if ((stat & 0x0000ffff) != 0x7fff) {
  1257. /* Oversized frame */
  1258. sc->lmc_device->stats.rx_length_errors++;
  1259. goto skip_packet;
  1260. }
  1261. }
  1262. if (stat & 0x00000008) { /* Catch a dribbling bit error */
  1263. sc->lmc_device->stats.rx_errors++;
  1264. sc->lmc_device->stats.rx_frame_errors++;
  1265. goto skip_packet;
  1266. }
  1267. if (stat & 0x00000004) { /* Catch a CRC error by the Xilinx */
  1268. sc->lmc_device->stats.rx_errors++;
  1269. sc->lmc_device->stats.rx_crc_errors++;
  1270. goto skip_packet;
  1271. }
  1272. if (len > LMC_PKT_BUF_SZ) {
  1273. sc->lmc_device->stats.rx_length_errors++;
  1274. localLengthErrCnt++;
  1275. goto skip_packet;
  1276. }
  1277. if (len < sc->lmc_crcSize + 2) {
  1278. sc->lmc_device->stats.rx_length_errors++;
  1279. sc->extra_stats.rx_SmallPktCnt++;
  1280. localLengthErrCnt++;
  1281. goto skip_packet;
  1282. }
  1283. if(stat & 0x00004000){
  1284. printk(KERN_WARNING "%s: Receiver descriptor error, receiver out of sync?\n", dev->name);
  1285. }
  1286. len -= sc->lmc_crcSize;
  1287. skb = sc->lmc_rxq[i];
  1288. /*
  1289. * We ran out of memory at some point
  1290. * just allocate an skb buff and continue.
  1291. */
  1292. if (!skb) {
  1293. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1294. if (nsb) {
  1295. sc->lmc_rxq[i] = nsb;
  1296. nsb->dev = dev;
  1297. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1298. }
  1299. sc->failed_recv_alloc = 1;
  1300. goto skip_packet;
  1301. }
  1302. sc->lmc_device->stats.rx_packets++;
  1303. sc->lmc_device->stats.rx_bytes += len;
  1304. LMC_CONSOLE_LOG("recv", skb->data, len);
  1305. /*
  1306. * I'm not sure of the sanity of this
  1307. * Packets could be arriving at a constant
  1308. * 44.210mbits/sec and we're going to copy
  1309. * them into a new buffer??
  1310. */
  1311. if(len > (LMC_MTU - (LMC_MTU>>2))){ /* len > LMC_MTU * 0.75 */
  1312. /*
  1313. * If it's a large packet don't copy it just hand it up
  1314. */
  1315. give_it_anyways:
  1316. sc->lmc_rxq[i] = NULL;
  1317. sc->lmc_rxring[i].buffer1 = 0x0;
  1318. skb_put (skb, len);
  1319. skb->protocol = lmc_proto_type(sc, skb);
  1320. skb_reset_mac_header(skb);
  1321. /* skb_reset_network_header(skb); */
  1322. skb->dev = dev;
  1323. lmc_proto_netif(sc, skb);
  1324. /*
  1325. * This skb will be destroyed by the upper layers, make a new one
  1326. */
  1327. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1328. if (nsb) {
  1329. sc->lmc_rxq[i] = nsb;
  1330. nsb->dev = dev;
  1331. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1332. /* Transferred to 21140 below */
  1333. }
  1334. else {
  1335. /*
  1336. * We've run out of memory, stop trying to allocate
  1337. * memory and exit the interrupt handler
  1338. *
  1339. * The chip may run out of receivers and stop
  1340. * in which care we'll try to allocate the buffer
  1341. * again. (once a second)
  1342. */
  1343. sc->extra_stats.rx_BuffAllocErr++;
  1344. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1345. sc->failed_recv_alloc = 1;
  1346. goto skip_out_of_mem;
  1347. }
  1348. }
  1349. else {
  1350. nsb = dev_alloc_skb(len);
  1351. if(!nsb) {
  1352. goto give_it_anyways;
  1353. }
  1354. skb_copy_from_linear_data(skb, skb_put(nsb, len), len);
  1355. nsb->protocol = lmc_proto_type(sc, nsb);
  1356. skb_reset_mac_header(nsb);
  1357. /* skb_reset_network_header(nsb); */
  1358. nsb->dev = dev;
  1359. lmc_proto_netif(sc, nsb);
  1360. }
  1361. skip_packet:
  1362. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1363. sc->lmc_rxring[i].status = DESC_OWNED_BY_DC21X4;
  1364. sc->lmc_next_rx++;
  1365. i = sc->lmc_next_rx % LMC_RXDESCS;
  1366. rx_work_limit--;
  1367. if (rx_work_limit < 0)
  1368. break;
  1369. }
  1370. /* detect condition for LMC1000 where DSU cable attaches and fills
  1371. * descriptors with bogus packets
  1372. *
  1373. if (localLengthErrCnt > LMC_RXDESCS - 3) {
  1374. sc->extra_stats.rx_BadPktSurgeCnt++;
  1375. LMC_EVENT_LOG(LMC_EVENT_BADPKTSURGE, localLengthErrCnt,
  1376. sc->extra_stats.rx_BadPktSurgeCnt);
  1377. } */
  1378. /* save max count of receive descriptors serviced */
  1379. if (rxIntLoopCnt > sc->extra_stats.rxIntLoopCnt)
  1380. sc->extra_stats.rxIntLoopCnt = rxIntLoopCnt; /* debug -baz */
  1381. #ifdef DEBUG
  1382. if (rxIntLoopCnt == 0)
  1383. {
  1384. for (i = 0; i < LMC_RXDESCS; i++)
  1385. {
  1386. if ((sc->lmc_rxring[i].status & LMC_RDES_OWN_BIT)
  1387. != DESC_OWNED_BY_DC21X4)
  1388. {
  1389. rxIntLoopCnt++;
  1390. }
  1391. }
  1392. LMC_EVENT_LOG(LMC_EVENT_RCVEND, rxIntLoopCnt, 0);
  1393. }
  1394. #endif
  1395. lmc_led_off(sc, LMC_DS3_LED3);
  1396. skip_out_of_mem:
  1397. lmc_trace(dev, "lmc_rx out");
  1398. return 0;
  1399. }
  1400. static struct net_device_stats *lmc_get_stats(struct net_device *dev)
  1401. {
  1402. lmc_softc_t *sc = dev_to_sc(dev);
  1403. unsigned long flags;
  1404. lmc_trace(dev, "lmc_get_stats in");
  1405. spin_lock_irqsave(&sc->lmc_lock, flags);
  1406. sc->lmc_device->stats.rx_missed_errors += LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  1407. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1408. lmc_trace(dev, "lmc_get_stats out");
  1409. return &sc->lmc_device->stats;
  1410. }
  1411. static struct pci_driver lmc_driver = {
  1412. .name = "lmc",
  1413. .id_table = lmc_pci_tbl,
  1414. .probe = lmc_init_one,
  1415. .remove = lmc_remove_one,
  1416. };
  1417. module_pci_driver(lmc_driver);
  1418. unsigned lmc_mii_readreg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno) /*fold00*/
  1419. {
  1420. int i;
  1421. int command = (0xf6 << 10) | (devaddr << 5) | regno;
  1422. int retval = 0;
  1423. lmc_trace(sc->lmc_device, "lmc_mii_readreg in");
  1424. LMC_MII_SYNC (sc);
  1425. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done sync");
  1426. for (i = 15; i >= 0; i--)
  1427. {
  1428. int dataval = (command & (1 << i)) ? 0x20000 : 0;
  1429. LMC_CSR_WRITE (sc, csr_9, dataval);
  1430. lmc_delay ();
  1431. /* __SLOW_DOWN_IO; */
  1432. LMC_CSR_WRITE (sc, csr_9, dataval | 0x10000);
  1433. lmc_delay ();
  1434. /* __SLOW_DOWN_IO; */
  1435. }
  1436. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done1");
  1437. for (i = 19; i > 0; i--)
  1438. {
  1439. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1440. lmc_delay ();
  1441. /* __SLOW_DOWN_IO; */
  1442. retval = (retval << 1) | ((LMC_CSR_READ (sc, csr_9) & 0x80000) ? 1 : 0);
  1443. LMC_CSR_WRITE (sc, csr_9, 0x40000 | 0x10000);
  1444. lmc_delay ();
  1445. /* __SLOW_DOWN_IO; */
  1446. }
  1447. lmc_trace(sc->lmc_device, "lmc_mii_readreg out");
  1448. return (retval >> 1) & 0xffff;
  1449. }
  1450. void lmc_mii_writereg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno, unsigned data) /*fold00*/
  1451. {
  1452. int i = 32;
  1453. int command = (0x5002 << 16) | (devaddr << 23) | (regno << 18) | data;
  1454. lmc_trace(sc->lmc_device, "lmc_mii_writereg in");
  1455. LMC_MII_SYNC (sc);
  1456. i = 31;
  1457. while (i >= 0)
  1458. {
  1459. int datav;
  1460. if (command & (1 << i))
  1461. datav = 0x20000;
  1462. else
  1463. datav = 0x00000;
  1464. LMC_CSR_WRITE (sc, csr_9, datav);
  1465. lmc_delay ();
  1466. /* __SLOW_DOWN_IO; */
  1467. LMC_CSR_WRITE (sc, csr_9, (datav | 0x10000));
  1468. lmc_delay ();
  1469. /* __SLOW_DOWN_IO; */
  1470. i--;
  1471. }
  1472. i = 2;
  1473. while (i > 0)
  1474. {
  1475. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1476. lmc_delay ();
  1477. /* __SLOW_DOWN_IO; */
  1478. LMC_CSR_WRITE (sc, csr_9, 0x50000);
  1479. lmc_delay ();
  1480. /* __SLOW_DOWN_IO; */
  1481. i--;
  1482. }
  1483. lmc_trace(sc->lmc_device, "lmc_mii_writereg out");
  1484. }
  1485. static void lmc_softreset (lmc_softc_t * const sc) /*fold00*/
  1486. {
  1487. int i;
  1488. lmc_trace(sc->lmc_device, "lmc_softreset in");
  1489. /* Initialize the receive rings and buffers. */
  1490. sc->lmc_txfull = 0;
  1491. sc->lmc_next_rx = 0;
  1492. sc->lmc_next_tx = 0;
  1493. sc->lmc_taint_rx = 0;
  1494. sc->lmc_taint_tx = 0;
  1495. /*
  1496. * Setup each one of the receiver buffers
  1497. * allocate an skbuff for each one, setup the descriptor table
  1498. * and point each buffer at the next one
  1499. */
  1500. for (i = 0; i < LMC_RXDESCS; i++)
  1501. {
  1502. struct sk_buff *skb;
  1503. if (sc->lmc_rxq[i] == NULL)
  1504. {
  1505. skb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1506. if(skb == NULL){
  1507. printk(KERN_WARNING "%s: Failed to allocate receiver ring, will try again\n", sc->name);
  1508. sc->failed_ring = 1;
  1509. break;
  1510. }
  1511. else{
  1512. sc->lmc_rxq[i] = skb;
  1513. }
  1514. }
  1515. else
  1516. {
  1517. skb = sc->lmc_rxq[i];
  1518. }
  1519. skb->dev = sc->lmc_device;
  1520. /* owned by 21140 */
  1521. sc->lmc_rxring[i].status = 0x80000000;
  1522. /* used to be PKT_BUF_SZ now uses skb since we lose some to head room */
  1523. sc->lmc_rxring[i].length = skb_tailroom(skb);
  1524. /* use to be tail which is dumb since you're thinking why write
  1525. * to the end of the packj,et but since there's nothing there tail == data
  1526. */
  1527. sc->lmc_rxring[i].buffer1 = virt_to_bus (skb->data);
  1528. /* This is fair since the structure is static and we have the next address */
  1529. sc->lmc_rxring[i].buffer2 = virt_to_bus (&sc->lmc_rxring[i + 1]);
  1530. }
  1531. /*
  1532. * Sets end of ring
  1533. */
  1534. if (i != 0) {
  1535. sc->lmc_rxring[i - 1].length |= 0x02000000; /* Set end of buffers flag */
  1536. sc->lmc_rxring[i - 1].buffer2 = virt_to_bus(&sc->lmc_rxring[0]); /* Point back to the start */
  1537. }
  1538. LMC_CSR_WRITE (sc, csr_rxlist, virt_to_bus (sc->lmc_rxring)); /* write base address */
  1539. /* Initialize the transmit rings and buffers */
  1540. for (i = 0; i < LMC_TXDESCS; i++)
  1541. {
  1542. if (sc->lmc_txq[i] != NULL){ /* have buffer */
  1543. dev_kfree_skb(sc->lmc_txq[i]); /* free it */
  1544. sc->lmc_device->stats.tx_dropped++; /* We just dropped a packet */
  1545. }
  1546. sc->lmc_txq[i] = NULL;
  1547. sc->lmc_txring[i].status = 0x00000000;
  1548. sc->lmc_txring[i].buffer2 = virt_to_bus (&sc->lmc_txring[i + 1]);
  1549. }
  1550. sc->lmc_txring[i - 1].buffer2 = virt_to_bus (&sc->lmc_txring[0]);
  1551. LMC_CSR_WRITE (sc, csr_txlist, virt_to_bus (sc->lmc_txring));
  1552. lmc_trace(sc->lmc_device, "lmc_softreset out");
  1553. }
  1554. void lmc_gpio_mkinput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1555. {
  1556. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput in");
  1557. sc->lmc_gpio_io &= ~bits;
  1558. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1559. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput out");
  1560. }
  1561. void lmc_gpio_mkoutput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1562. {
  1563. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput in");
  1564. sc->lmc_gpio_io |= bits;
  1565. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1566. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput out");
  1567. }
  1568. void lmc_led_on(lmc_softc_t * const sc, u32 led) /*fold00*/
  1569. {
  1570. lmc_trace(sc->lmc_device, "lmc_led_on in");
  1571. if((~sc->lmc_miireg16) & led){ /* Already on! */
  1572. lmc_trace(sc->lmc_device, "lmc_led_on aon out");
  1573. return;
  1574. }
  1575. sc->lmc_miireg16 &= ~led;
  1576. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1577. lmc_trace(sc->lmc_device, "lmc_led_on out");
  1578. }
  1579. void lmc_led_off(lmc_softc_t * const sc, u32 led) /*fold00*/
  1580. {
  1581. lmc_trace(sc->lmc_device, "lmc_led_off in");
  1582. if(sc->lmc_miireg16 & led){ /* Already set don't do anything */
  1583. lmc_trace(sc->lmc_device, "lmc_led_off aoff out");
  1584. return;
  1585. }
  1586. sc->lmc_miireg16 |= led;
  1587. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1588. lmc_trace(sc->lmc_device, "lmc_led_off out");
  1589. }
  1590. static void lmc_reset(lmc_softc_t * const sc) /*fold00*/
  1591. {
  1592. lmc_trace(sc->lmc_device, "lmc_reset in");
  1593. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  1594. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1595. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  1596. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1597. /*
  1598. * make some of the GPIO pins be outputs
  1599. */
  1600. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  1601. /*
  1602. * RESET low to force state reset. This also forces
  1603. * the transmitter clock to be internal, but we expect to reset
  1604. * that later anyway.
  1605. */
  1606. sc->lmc_gpio &= ~(LMC_GEP_RESET);
  1607. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  1608. /*
  1609. * hold for more than 10 microseconds
  1610. */
  1611. udelay(50);
  1612. /*
  1613. * stop driving Xilinx-related signals
  1614. */
  1615. lmc_gpio_mkinput(sc, LMC_GEP_RESET);
  1616. /*
  1617. * Call media specific init routine
  1618. */
  1619. sc->lmc_media->init(sc);
  1620. sc->extra_stats.resetCount++;
  1621. lmc_trace(sc->lmc_device, "lmc_reset out");
  1622. }
  1623. static void lmc_dec_reset(lmc_softc_t * const sc) /*fold00*/
  1624. {
  1625. u32 val;
  1626. lmc_trace(sc->lmc_device, "lmc_dec_reset in");
  1627. /*
  1628. * disable all interrupts
  1629. */
  1630. sc->lmc_intrmask = 0;
  1631. LMC_CSR_WRITE(sc, csr_intr, sc->lmc_intrmask);
  1632. /*
  1633. * Reset the chip with a software reset command.
  1634. * Wait 10 microseconds (actually 50 PCI cycles but at
  1635. * 33MHz that comes to two microseconds but wait a
  1636. * bit longer anyways)
  1637. */
  1638. LMC_CSR_WRITE(sc, csr_busmode, TULIP_BUSMODE_SWRESET);
  1639. udelay(25);
  1640. #ifdef __sparc__
  1641. sc->lmc_busmode = LMC_CSR_READ(sc, csr_busmode);
  1642. sc->lmc_busmode = 0x00100000;
  1643. sc->lmc_busmode &= ~TULIP_BUSMODE_SWRESET;
  1644. LMC_CSR_WRITE(sc, csr_busmode, sc->lmc_busmode);
  1645. #endif
  1646. sc->lmc_cmdmode = LMC_CSR_READ(sc, csr_command);
  1647. /*
  1648. * We want:
  1649. * no ethernet address in frames we write
  1650. * disable padding (txdesc, padding disable)
  1651. * ignore runt frames (rdes0 bit 15)
  1652. * no receiver watchdog or transmitter jabber timer
  1653. * (csr15 bit 0,14 == 1)
  1654. * if using 16-bit CRC, turn off CRC (trans desc, crc disable)
  1655. */
  1656. sc->lmc_cmdmode |= ( TULIP_CMD_PROMISCUOUS
  1657. | TULIP_CMD_FULLDUPLEX
  1658. | TULIP_CMD_PASSBADPKT
  1659. | TULIP_CMD_NOHEARTBEAT
  1660. | TULIP_CMD_PORTSELECT
  1661. | TULIP_CMD_RECEIVEALL
  1662. | TULIP_CMD_MUSTBEONE
  1663. );
  1664. sc->lmc_cmdmode &= ~( TULIP_CMD_OPERMODE
  1665. | TULIP_CMD_THRESHOLDCTL
  1666. | TULIP_CMD_STOREFWD
  1667. | TULIP_CMD_TXTHRSHLDCTL
  1668. );
  1669. LMC_CSR_WRITE(sc, csr_command, sc->lmc_cmdmode);
  1670. /*
  1671. * disable receiver watchdog and transmit jabber
  1672. */
  1673. val = LMC_CSR_READ(sc, csr_sia_general);
  1674. val |= (TULIP_WATCHDOG_TXDISABLE | TULIP_WATCHDOG_RXDISABLE);
  1675. LMC_CSR_WRITE(sc, csr_sia_general, val);
  1676. lmc_trace(sc->lmc_device, "lmc_dec_reset out");
  1677. }
  1678. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, /*fold00*/
  1679. size_t csr_size)
  1680. {
  1681. lmc_trace(sc->lmc_device, "lmc_initcsrs in");
  1682. sc->lmc_csrs.csr_busmode = csr_base + 0 * csr_size;
  1683. sc->lmc_csrs.csr_txpoll = csr_base + 1 * csr_size;
  1684. sc->lmc_csrs.csr_rxpoll = csr_base + 2 * csr_size;
  1685. sc->lmc_csrs.csr_rxlist = csr_base + 3 * csr_size;
  1686. sc->lmc_csrs.csr_txlist = csr_base + 4 * csr_size;
  1687. sc->lmc_csrs.csr_status = csr_base + 5 * csr_size;
  1688. sc->lmc_csrs.csr_command = csr_base + 6 * csr_size;
  1689. sc->lmc_csrs.csr_intr = csr_base + 7 * csr_size;
  1690. sc->lmc_csrs.csr_missed_frames = csr_base + 8 * csr_size;
  1691. sc->lmc_csrs.csr_9 = csr_base + 9 * csr_size;
  1692. sc->lmc_csrs.csr_10 = csr_base + 10 * csr_size;
  1693. sc->lmc_csrs.csr_11 = csr_base + 11 * csr_size;
  1694. sc->lmc_csrs.csr_12 = csr_base + 12 * csr_size;
  1695. sc->lmc_csrs.csr_13 = csr_base + 13 * csr_size;
  1696. sc->lmc_csrs.csr_14 = csr_base + 14 * csr_size;
  1697. sc->lmc_csrs.csr_15 = csr_base + 15 * csr_size;
  1698. lmc_trace(sc->lmc_device, "lmc_initcsrs out");
  1699. }
  1700. static void lmc_driver_timeout(struct net_device *dev)
  1701. {
  1702. lmc_softc_t *sc = dev_to_sc(dev);
  1703. u32 csr6;
  1704. unsigned long flags;
  1705. lmc_trace(dev, "lmc_driver_timeout in");
  1706. spin_lock_irqsave(&sc->lmc_lock, flags);
  1707. printk("%s: Xmitter busy|\n", dev->name);
  1708. sc->extra_stats.tx_tbusy_calls++;
  1709. if (jiffies - dev_trans_start(dev) < TX_TIMEOUT)
  1710. goto bug_out;
  1711. /*
  1712. * Chip seems to have locked up
  1713. * Reset it
  1714. * This whips out all our decriptor
  1715. * table and starts from scartch
  1716. */
  1717. LMC_EVENT_LOG(LMC_EVENT_XMTPRCTMO,
  1718. LMC_CSR_READ (sc, csr_status),
  1719. sc->extra_stats.tx_ProcTimeout);
  1720. lmc_running_reset (dev);
  1721. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1722. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1723. lmc_mii_readreg (sc, 0, 16),
  1724. lmc_mii_readreg (sc, 0, 17));
  1725. /* restart the tx processes */
  1726. csr6 = LMC_CSR_READ (sc, csr_command);
  1727. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x0002);
  1728. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x2002);
  1729. /* immediate transmit */
  1730. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1731. sc->lmc_device->stats.tx_errors++;
  1732. sc->extra_stats.tx_ProcTimeout++; /* -baz */
  1733. dev->trans_start = jiffies; /* prevent tx timeout */
  1734. bug_out:
  1735. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1736. lmc_trace(dev, "lmc_driver_timeout out");
  1737. }