123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187 |
- /*
- * Copyright 2013 Advanced Micro Devices, Inc.
- * All Rights Reserved.
- *
- * Permission is hereby granted, free of charge, to any person obtaining a
- * copy of this software and associated documentation files (the
- * "Software"), to deal in the Software without restriction, including
- * without limitation the rights to use, copy, modify, merge, publish,
- * distribute, sub license, and/or sell copies of the Software, and to
- * permit persons to whom the Software is furnished to do so, subject to
- * the following conditions:
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
- * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
- * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
- * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
- * USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
- * The above copyright notice and this permission notice (including the
- * next paragraph) shall be included in all copies or substantial portions
- * of the Software.
- *
- * Authors: Christian König <christian.koenig@amd.com>
- */
- #include <linux/firmware.h>
- #include <drm/drmP.h>
- #include "radeon.h"
- #include "radeon_asic.h"
- #include "sid.h"
- /**
- * vce_v1_0_get_rptr - get read pointer
- *
- * @rdev: radeon_device pointer
- * @ring: radeon_ring pointer
- *
- * Returns the current hardware read pointer
- */
- uint32_t vce_v1_0_get_rptr(struct radeon_device *rdev,
- struct radeon_ring *ring)
- {
- if (ring->idx == TN_RING_TYPE_VCE1_INDEX)
- return RREG32(VCE_RB_RPTR);
- else
- return RREG32(VCE_RB_RPTR2);
- }
- /**
- * vce_v1_0_get_wptr - get write pointer
- *
- * @rdev: radeon_device pointer
- * @ring: radeon_ring pointer
- *
- * Returns the current hardware write pointer
- */
- uint32_t vce_v1_0_get_wptr(struct radeon_device *rdev,
- struct radeon_ring *ring)
- {
- if (ring->idx == TN_RING_TYPE_VCE1_INDEX)
- return RREG32(VCE_RB_WPTR);
- else
- return RREG32(VCE_RB_WPTR2);
- }
- /**
- * vce_v1_0_set_wptr - set write pointer
- *
- * @rdev: radeon_device pointer
- * @ring: radeon_ring pointer
- *
- * Commits the write pointer to the hardware
- */
- void vce_v1_0_set_wptr(struct radeon_device *rdev,
- struct radeon_ring *ring)
- {
- if (ring->idx == TN_RING_TYPE_VCE1_INDEX)
- WREG32(VCE_RB_WPTR, ring->wptr);
- else
- WREG32(VCE_RB_WPTR2, ring->wptr);
- }
- /**
- * vce_v1_0_start - start VCE block
- *
- * @rdev: radeon_device pointer
- *
- * Setup and start the VCE block
- */
- int vce_v1_0_start(struct radeon_device *rdev)
- {
- struct radeon_ring *ring;
- int i, j, r;
- /* set BUSY flag */
- WREG32_P(VCE_STATUS, 1, ~1);
- ring = &rdev->ring[TN_RING_TYPE_VCE1_INDEX];
- WREG32(VCE_RB_RPTR, ring->wptr);
- WREG32(VCE_RB_WPTR, ring->wptr);
- WREG32(VCE_RB_BASE_LO, ring->gpu_addr);
- WREG32(VCE_RB_BASE_HI, upper_32_bits(ring->gpu_addr));
- WREG32(VCE_RB_SIZE, ring->ring_size / 4);
- ring = &rdev->ring[TN_RING_TYPE_VCE2_INDEX];
- WREG32(VCE_RB_RPTR2, ring->wptr);
- WREG32(VCE_RB_WPTR2, ring->wptr);
- WREG32(VCE_RB_BASE_LO2, ring->gpu_addr);
- WREG32(VCE_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));
- WREG32(VCE_RB_SIZE2, ring->ring_size / 4);
- WREG32_P(VCE_VCPU_CNTL, VCE_CLK_EN, ~VCE_CLK_EN);
- WREG32_P(VCE_SOFT_RESET,
- VCE_ECPU_SOFT_RESET |
- VCE_FME_SOFT_RESET, ~(
- VCE_ECPU_SOFT_RESET |
- VCE_FME_SOFT_RESET));
- mdelay(100);
- WREG32_P(VCE_SOFT_RESET, 0, ~(
- VCE_ECPU_SOFT_RESET |
- VCE_FME_SOFT_RESET));
- for (i = 0; i < 10; ++i) {
- uint32_t status;
- for (j = 0; j < 100; ++j) {
- status = RREG32(VCE_STATUS);
- if (status & 2)
- break;
- mdelay(10);
- }
- r = 0;
- if (status & 2)
- break;
- DRM_ERROR("VCE not responding, trying to reset the ECPU!!!\n");
- WREG32_P(VCE_SOFT_RESET, VCE_ECPU_SOFT_RESET, ~VCE_ECPU_SOFT_RESET);
- mdelay(10);
- WREG32_P(VCE_SOFT_RESET, 0, ~VCE_ECPU_SOFT_RESET);
- mdelay(10);
- r = -1;
- }
- /* clear BUSY flag */
- WREG32_P(VCE_STATUS, 0, ~1);
- if (r) {
- DRM_ERROR("VCE not responding, giving up!!!\n");
- return r;
- }
- return 0;
- }
- int vce_v1_0_init(struct radeon_device *rdev)
- {
- struct radeon_ring *ring;
- int r;
- r = vce_v1_0_start(rdev);
- if (r)
- return r;
- ring = &rdev->ring[TN_RING_TYPE_VCE1_INDEX];
- ring->ready = true;
- r = radeon_ring_test(rdev, TN_RING_TYPE_VCE1_INDEX, ring);
- if (r) {
- ring->ready = false;
- return r;
- }
- ring = &rdev->ring[TN_RING_TYPE_VCE2_INDEX];
- ring->ready = true;
- r = radeon_ring_test(rdev, TN_RING_TYPE_VCE2_INDEX, ring);
- if (r) {
- ring->ready = false;
- return r;
- }
- DRM_INFO("VCE initialized successfully.\n");
- return 0;
- }
|