radeon_test.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569
  1. /*
  2. * Copyright 2009 VMware, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Michel Dänzer
  23. */
  24. #include <drm/drmP.h>
  25. #include <drm/radeon_drm.h>
  26. #include "radeon_reg.h"
  27. #include "radeon.h"
  28. #define RADEON_TEST_COPY_BLIT 1
  29. #define RADEON_TEST_COPY_DMA 0
  30. /* Test BO GTT->VRAM and VRAM->GTT GPU copies across the whole GTT aperture */
  31. static void radeon_do_test_moves(struct radeon_device *rdev, int flag)
  32. {
  33. struct radeon_bo *vram_obj = NULL;
  34. struct radeon_bo **gtt_obj = NULL;
  35. uint64_t gtt_addr, vram_addr;
  36. unsigned n, size;
  37. int i, r, ring;
  38. switch (flag) {
  39. case RADEON_TEST_COPY_DMA:
  40. ring = radeon_copy_dma_ring_index(rdev);
  41. break;
  42. case RADEON_TEST_COPY_BLIT:
  43. ring = radeon_copy_blit_ring_index(rdev);
  44. break;
  45. default:
  46. DRM_ERROR("Unknown copy method\n");
  47. return;
  48. }
  49. size = 1024 * 1024;
  50. /* Number of tests =
  51. * (Total GTT - IB pool - writeback page - ring buffers) / test size
  52. */
  53. n = rdev->mc.gtt_size - RADEON_IB_POOL_SIZE*64*1024;
  54. for (i = 0; i < RADEON_NUM_RINGS; ++i)
  55. n -= rdev->ring[i].ring_size;
  56. if (rdev->wb.wb_obj)
  57. n -= RADEON_GPU_PAGE_SIZE;
  58. if (rdev->ih.ring_obj)
  59. n -= rdev->ih.ring_size;
  60. n /= size;
  61. gtt_obj = kzalloc(n * sizeof(*gtt_obj), GFP_KERNEL);
  62. if (!gtt_obj) {
  63. DRM_ERROR("Failed to allocate %d pointers\n", n);
  64. r = 1;
  65. goto out_cleanup;
  66. }
  67. r = radeon_bo_create(rdev, size, PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM,
  68. NULL, &vram_obj);
  69. if (r) {
  70. DRM_ERROR("Failed to create VRAM object\n");
  71. goto out_cleanup;
  72. }
  73. r = radeon_bo_reserve(vram_obj, false);
  74. if (unlikely(r != 0))
  75. goto out_unref;
  76. r = radeon_bo_pin(vram_obj, RADEON_GEM_DOMAIN_VRAM, &vram_addr);
  77. if (r) {
  78. DRM_ERROR("Failed to pin VRAM object\n");
  79. goto out_unres;
  80. }
  81. for (i = 0; i < n; i++) {
  82. void *gtt_map, *vram_map;
  83. void **gtt_start, **gtt_end;
  84. void **vram_start, **vram_end;
  85. struct radeon_fence *fence = NULL;
  86. r = radeon_bo_create(rdev, size, PAGE_SIZE, true,
  87. RADEON_GEM_DOMAIN_GTT, NULL, gtt_obj + i);
  88. if (r) {
  89. DRM_ERROR("Failed to create GTT object %d\n", i);
  90. goto out_lclean;
  91. }
  92. r = radeon_bo_reserve(gtt_obj[i], false);
  93. if (unlikely(r != 0))
  94. goto out_lclean_unref;
  95. r = radeon_bo_pin(gtt_obj[i], RADEON_GEM_DOMAIN_GTT, &gtt_addr);
  96. if (r) {
  97. DRM_ERROR("Failed to pin GTT object %d\n", i);
  98. goto out_lclean_unres;
  99. }
  100. r = radeon_bo_kmap(gtt_obj[i], &gtt_map);
  101. if (r) {
  102. DRM_ERROR("Failed to map GTT object %d\n", i);
  103. goto out_lclean_unpin;
  104. }
  105. for (gtt_start = gtt_map, gtt_end = gtt_map + size;
  106. gtt_start < gtt_end;
  107. gtt_start++)
  108. *gtt_start = gtt_start;
  109. radeon_bo_kunmap(gtt_obj[i]);
  110. if (ring == R600_RING_TYPE_DMA_INDEX)
  111. r = radeon_copy_dma(rdev, gtt_addr, vram_addr, size / RADEON_GPU_PAGE_SIZE, &fence);
  112. else
  113. r = radeon_copy_blit(rdev, gtt_addr, vram_addr, size / RADEON_GPU_PAGE_SIZE, &fence);
  114. if (r) {
  115. DRM_ERROR("Failed GTT->VRAM copy %d\n", i);
  116. goto out_lclean_unpin;
  117. }
  118. r = radeon_fence_wait(fence, false);
  119. if (r) {
  120. DRM_ERROR("Failed to wait for GTT->VRAM fence %d\n", i);
  121. goto out_lclean_unpin;
  122. }
  123. radeon_fence_unref(&fence);
  124. r = radeon_bo_kmap(vram_obj, &vram_map);
  125. if (r) {
  126. DRM_ERROR("Failed to map VRAM object after copy %d\n", i);
  127. goto out_lclean_unpin;
  128. }
  129. for (gtt_start = gtt_map, gtt_end = gtt_map + size,
  130. vram_start = vram_map, vram_end = vram_map + size;
  131. vram_start < vram_end;
  132. gtt_start++, vram_start++) {
  133. if (*vram_start != gtt_start) {
  134. DRM_ERROR("Incorrect GTT->VRAM copy %d: Got 0x%p, "
  135. "expected 0x%p (GTT/VRAM offset "
  136. "0x%16llx/0x%16llx)\n",
  137. i, *vram_start, gtt_start,
  138. (unsigned long long)
  139. (gtt_addr - rdev->mc.gtt_start +
  140. (void*)gtt_start - gtt_map),
  141. (unsigned long long)
  142. (vram_addr - rdev->mc.vram_start +
  143. (void*)gtt_start - gtt_map));
  144. radeon_bo_kunmap(vram_obj);
  145. goto out_lclean_unpin;
  146. }
  147. *vram_start = vram_start;
  148. }
  149. radeon_bo_kunmap(vram_obj);
  150. if (ring == R600_RING_TYPE_DMA_INDEX)
  151. r = radeon_copy_dma(rdev, vram_addr, gtt_addr, size / RADEON_GPU_PAGE_SIZE, &fence);
  152. else
  153. r = radeon_copy_blit(rdev, vram_addr, gtt_addr, size / RADEON_GPU_PAGE_SIZE, &fence);
  154. if (r) {
  155. DRM_ERROR("Failed VRAM->GTT copy %d\n", i);
  156. goto out_lclean_unpin;
  157. }
  158. r = radeon_fence_wait(fence, false);
  159. if (r) {
  160. DRM_ERROR("Failed to wait for VRAM->GTT fence %d\n", i);
  161. goto out_lclean_unpin;
  162. }
  163. radeon_fence_unref(&fence);
  164. r = radeon_bo_kmap(gtt_obj[i], &gtt_map);
  165. if (r) {
  166. DRM_ERROR("Failed to map GTT object after copy %d\n", i);
  167. goto out_lclean_unpin;
  168. }
  169. for (gtt_start = gtt_map, gtt_end = gtt_map + size,
  170. vram_start = vram_map, vram_end = vram_map + size;
  171. gtt_start < gtt_end;
  172. gtt_start++, vram_start++) {
  173. if (*gtt_start != vram_start) {
  174. DRM_ERROR("Incorrect VRAM->GTT copy %d: Got 0x%p, "
  175. "expected 0x%p (VRAM/GTT offset "
  176. "0x%16llx/0x%16llx)\n",
  177. i, *gtt_start, vram_start,
  178. (unsigned long long)
  179. (vram_addr - rdev->mc.vram_start +
  180. (void*)vram_start - vram_map),
  181. (unsigned long long)
  182. (gtt_addr - rdev->mc.gtt_start +
  183. (void*)vram_start - vram_map));
  184. radeon_bo_kunmap(gtt_obj[i]);
  185. goto out_lclean_unpin;
  186. }
  187. }
  188. radeon_bo_kunmap(gtt_obj[i]);
  189. DRM_INFO("Tested GTT->VRAM and VRAM->GTT copy for GTT offset 0x%llx\n",
  190. gtt_addr - rdev->mc.gtt_start);
  191. continue;
  192. out_lclean_unpin:
  193. radeon_bo_unpin(gtt_obj[i]);
  194. out_lclean_unres:
  195. radeon_bo_unreserve(gtt_obj[i]);
  196. out_lclean_unref:
  197. radeon_bo_unref(&gtt_obj[i]);
  198. out_lclean:
  199. for (--i; i >= 0; --i) {
  200. radeon_bo_unpin(gtt_obj[i]);
  201. radeon_bo_unreserve(gtt_obj[i]);
  202. radeon_bo_unref(&gtt_obj[i]);
  203. }
  204. if (fence)
  205. radeon_fence_unref(&fence);
  206. break;
  207. }
  208. radeon_bo_unpin(vram_obj);
  209. out_unres:
  210. radeon_bo_unreserve(vram_obj);
  211. out_unref:
  212. radeon_bo_unref(&vram_obj);
  213. out_cleanup:
  214. kfree(gtt_obj);
  215. if (r) {
  216. printk(KERN_WARNING "Error while testing BO move.\n");
  217. }
  218. }
  219. void radeon_test_moves(struct radeon_device *rdev)
  220. {
  221. if (rdev->asic->copy.dma)
  222. radeon_do_test_moves(rdev, RADEON_TEST_COPY_DMA);
  223. if (rdev->asic->copy.blit)
  224. radeon_do_test_moves(rdev, RADEON_TEST_COPY_BLIT);
  225. }
  226. static int radeon_test_create_and_emit_fence(struct radeon_device *rdev,
  227. struct radeon_ring *ring,
  228. struct radeon_fence **fence)
  229. {
  230. uint32_t handle = ring->idx ^ 0xdeafbeef;
  231. int r;
  232. if (ring->idx == R600_RING_TYPE_UVD_INDEX) {
  233. r = radeon_uvd_get_create_msg(rdev, ring->idx, handle, NULL);
  234. if (r) {
  235. DRM_ERROR("Failed to get dummy create msg\n");
  236. return r;
  237. }
  238. r = radeon_uvd_get_destroy_msg(rdev, ring->idx, handle, fence);
  239. if (r) {
  240. DRM_ERROR("Failed to get dummy destroy msg\n");
  241. return r;
  242. }
  243. } else if (ring->idx == TN_RING_TYPE_VCE1_INDEX ||
  244. ring->idx == TN_RING_TYPE_VCE2_INDEX) {
  245. r = radeon_vce_get_create_msg(rdev, ring->idx, handle, NULL);
  246. if (r) {
  247. DRM_ERROR("Failed to get dummy create msg\n");
  248. return r;
  249. }
  250. r = radeon_vce_get_destroy_msg(rdev, ring->idx, handle, fence);
  251. if (r) {
  252. DRM_ERROR("Failed to get dummy destroy msg\n");
  253. return r;
  254. }
  255. } else {
  256. r = radeon_ring_lock(rdev, ring, 64);
  257. if (r) {
  258. DRM_ERROR("Failed to lock ring A %d\n", ring->idx);
  259. return r;
  260. }
  261. radeon_fence_emit(rdev, fence, ring->idx);
  262. radeon_ring_unlock_commit(rdev, ring);
  263. }
  264. return 0;
  265. }
  266. void radeon_test_ring_sync(struct radeon_device *rdev,
  267. struct radeon_ring *ringA,
  268. struct radeon_ring *ringB)
  269. {
  270. struct radeon_fence *fence1 = NULL, *fence2 = NULL;
  271. struct radeon_semaphore *semaphore = NULL;
  272. int r;
  273. r = radeon_semaphore_create(rdev, &semaphore);
  274. if (r) {
  275. DRM_ERROR("Failed to create semaphore\n");
  276. goto out_cleanup;
  277. }
  278. r = radeon_ring_lock(rdev, ringA, 64);
  279. if (r) {
  280. DRM_ERROR("Failed to lock ring A %d\n", ringA->idx);
  281. goto out_cleanup;
  282. }
  283. radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
  284. radeon_ring_unlock_commit(rdev, ringA);
  285. r = radeon_test_create_and_emit_fence(rdev, ringA, &fence1);
  286. if (r)
  287. goto out_cleanup;
  288. r = radeon_ring_lock(rdev, ringA, 64);
  289. if (r) {
  290. DRM_ERROR("Failed to lock ring A %d\n", ringA->idx);
  291. goto out_cleanup;
  292. }
  293. radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
  294. radeon_ring_unlock_commit(rdev, ringA);
  295. r = radeon_test_create_and_emit_fence(rdev, ringA, &fence2);
  296. if (r)
  297. goto out_cleanup;
  298. mdelay(1000);
  299. if (radeon_fence_signaled(fence1)) {
  300. DRM_ERROR("Fence 1 signaled without waiting for semaphore.\n");
  301. goto out_cleanup;
  302. }
  303. r = radeon_ring_lock(rdev, ringB, 64);
  304. if (r) {
  305. DRM_ERROR("Failed to lock ring B %p\n", ringB);
  306. goto out_cleanup;
  307. }
  308. radeon_semaphore_emit_signal(rdev, ringB->idx, semaphore);
  309. radeon_ring_unlock_commit(rdev, ringB);
  310. r = radeon_fence_wait(fence1, false);
  311. if (r) {
  312. DRM_ERROR("Failed to wait for sync fence 1\n");
  313. goto out_cleanup;
  314. }
  315. mdelay(1000);
  316. if (radeon_fence_signaled(fence2)) {
  317. DRM_ERROR("Fence 2 signaled without waiting for semaphore.\n");
  318. goto out_cleanup;
  319. }
  320. r = radeon_ring_lock(rdev, ringB, 64);
  321. if (r) {
  322. DRM_ERROR("Failed to lock ring B %p\n", ringB);
  323. goto out_cleanup;
  324. }
  325. radeon_semaphore_emit_signal(rdev, ringB->idx, semaphore);
  326. radeon_ring_unlock_commit(rdev, ringB);
  327. r = radeon_fence_wait(fence2, false);
  328. if (r) {
  329. DRM_ERROR("Failed to wait for sync fence 1\n");
  330. goto out_cleanup;
  331. }
  332. out_cleanup:
  333. radeon_semaphore_free(rdev, &semaphore, NULL);
  334. if (fence1)
  335. radeon_fence_unref(&fence1);
  336. if (fence2)
  337. radeon_fence_unref(&fence2);
  338. if (r)
  339. printk(KERN_WARNING "Error while testing ring sync (%d).\n", r);
  340. }
  341. static void radeon_test_ring_sync2(struct radeon_device *rdev,
  342. struct radeon_ring *ringA,
  343. struct radeon_ring *ringB,
  344. struct radeon_ring *ringC)
  345. {
  346. struct radeon_fence *fenceA = NULL, *fenceB = NULL;
  347. struct radeon_semaphore *semaphore = NULL;
  348. bool sigA, sigB;
  349. int i, r;
  350. r = radeon_semaphore_create(rdev, &semaphore);
  351. if (r) {
  352. DRM_ERROR("Failed to create semaphore\n");
  353. goto out_cleanup;
  354. }
  355. r = radeon_ring_lock(rdev, ringA, 64);
  356. if (r) {
  357. DRM_ERROR("Failed to lock ring A %d\n", ringA->idx);
  358. goto out_cleanup;
  359. }
  360. radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
  361. radeon_ring_unlock_commit(rdev, ringA);
  362. r = radeon_test_create_and_emit_fence(rdev, ringA, &fenceA);
  363. if (r)
  364. goto out_cleanup;
  365. r = radeon_ring_lock(rdev, ringB, 64);
  366. if (r) {
  367. DRM_ERROR("Failed to lock ring B %d\n", ringB->idx);
  368. goto out_cleanup;
  369. }
  370. radeon_semaphore_emit_wait(rdev, ringB->idx, semaphore);
  371. radeon_ring_unlock_commit(rdev, ringB);
  372. r = radeon_test_create_and_emit_fence(rdev, ringB, &fenceB);
  373. if (r)
  374. goto out_cleanup;
  375. mdelay(1000);
  376. if (radeon_fence_signaled(fenceA)) {
  377. DRM_ERROR("Fence A signaled without waiting for semaphore.\n");
  378. goto out_cleanup;
  379. }
  380. if (radeon_fence_signaled(fenceB)) {
  381. DRM_ERROR("Fence B signaled without waiting for semaphore.\n");
  382. goto out_cleanup;
  383. }
  384. r = radeon_ring_lock(rdev, ringC, 64);
  385. if (r) {
  386. DRM_ERROR("Failed to lock ring B %p\n", ringC);
  387. goto out_cleanup;
  388. }
  389. radeon_semaphore_emit_signal(rdev, ringC->idx, semaphore);
  390. radeon_ring_unlock_commit(rdev, ringC);
  391. for (i = 0; i < 30; ++i) {
  392. mdelay(100);
  393. sigA = radeon_fence_signaled(fenceA);
  394. sigB = radeon_fence_signaled(fenceB);
  395. if (sigA || sigB)
  396. break;
  397. }
  398. if (!sigA && !sigB) {
  399. DRM_ERROR("Neither fence A nor B has been signaled\n");
  400. goto out_cleanup;
  401. } else if (sigA && sigB) {
  402. DRM_ERROR("Both fence A and B has been signaled\n");
  403. goto out_cleanup;
  404. }
  405. DRM_INFO("Fence %c was first signaled\n", sigA ? 'A' : 'B');
  406. r = radeon_ring_lock(rdev, ringC, 64);
  407. if (r) {
  408. DRM_ERROR("Failed to lock ring B %p\n", ringC);
  409. goto out_cleanup;
  410. }
  411. radeon_semaphore_emit_signal(rdev, ringC->idx, semaphore);
  412. radeon_ring_unlock_commit(rdev, ringC);
  413. mdelay(1000);
  414. r = radeon_fence_wait(fenceA, false);
  415. if (r) {
  416. DRM_ERROR("Failed to wait for sync fence A\n");
  417. goto out_cleanup;
  418. }
  419. r = radeon_fence_wait(fenceB, false);
  420. if (r) {
  421. DRM_ERROR("Failed to wait for sync fence B\n");
  422. goto out_cleanup;
  423. }
  424. out_cleanup:
  425. radeon_semaphore_free(rdev, &semaphore, NULL);
  426. if (fenceA)
  427. radeon_fence_unref(&fenceA);
  428. if (fenceB)
  429. radeon_fence_unref(&fenceB);
  430. if (r)
  431. printk(KERN_WARNING "Error while testing ring sync (%d).\n", r);
  432. }
  433. static bool radeon_test_sync_possible(struct radeon_ring *ringA,
  434. struct radeon_ring *ringB)
  435. {
  436. if (ringA->idx == TN_RING_TYPE_VCE2_INDEX &&
  437. ringB->idx == TN_RING_TYPE_VCE1_INDEX)
  438. return false;
  439. return true;
  440. }
  441. void radeon_test_syncing(struct radeon_device *rdev)
  442. {
  443. int i, j, k;
  444. for (i = 1; i < RADEON_NUM_RINGS; ++i) {
  445. struct radeon_ring *ringA = &rdev->ring[i];
  446. if (!ringA->ready)
  447. continue;
  448. for (j = 0; j < i; ++j) {
  449. struct radeon_ring *ringB = &rdev->ring[j];
  450. if (!ringB->ready)
  451. continue;
  452. if (!radeon_test_sync_possible(ringA, ringB))
  453. continue;
  454. DRM_INFO("Testing syncing between rings %d and %d...\n", i, j);
  455. radeon_test_ring_sync(rdev, ringA, ringB);
  456. DRM_INFO("Testing syncing between rings %d and %d...\n", j, i);
  457. radeon_test_ring_sync(rdev, ringB, ringA);
  458. for (k = 0; k < j; ++k) {
  459. struct radeon_ring *ringC = &rdev->ring[k];
  460. if (!ringC->ready)
  461. continue;
  462. if (!radeon_test_sync_possible(ringA, ringC))
  463. continue;
  464. if (!radeon_test_sync_possible(ringB, ringC))
  465. continue;
  466. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", i, j, k);
  467. radeon_test_ring_sync2(rdev, ringA, ringB, ringC);
  468. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", i, k, j);
  469. radeon_test_ring_sync2(rdev, ringA, ringC, ringB);
  470. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", j, i, k);
  471. radeon_test_ring_sync2(rdev, ringB, ringA, ringC);
  472. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", j, k, i);
  473. radeon_test_ring_sync2(rdev, ringB, ringC, ringA);
  474. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", k, i, j);
  475. radeon_test_ring_sync2(rdev, ringC, ringA, ringB);
  476. DRM_INFO("Testing syncing between rings %d, %d and %d...\n", k, j, i);
  477. radeon_test_ring_sync2(rdev, ringC, ringB, ringA);
  478. }
  479. }
  480. }
  481. }