panel-ld9040.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379
  1. /*
  2. * ld9040 AMOLED LCD drm_panel driver.
  3. *
  4. * Copyright (c) 2014 Samsung Electronics Co., Ltd
  5. * Derived from drivers/video/backlight/ld9040.c
  6. *
  7. * Andrzej Hajda <a.hajda@samsung.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <drm/drmP.h>
  14. #include <drm/drm_panel.h>
  15. #include <linux/gpio/consumer.h>
  16. #include <linux/regulator/consumer.h>
  17. #include <linux/spi/spi.h>
  18. #include <video/mipi_display.h>
  19. #include <video/of_videomode.h>
  20. #include <video/videomode.h>
  21. /* Manufacturer Command Set */
  22. #define MCS_MANPWR 0xb0
  23. #define MCS_ELVSS_ON 0xb1
  24. #define MCS_USER_SETTING 0xf0
  25. #define MCS_DISPCTL 0xf2
  26. #define MCS_POWER_CTRL 0xf4
  27. #define MCS_GTCON 0xf7
  28. #define MCS_PANEL_CONDITION 0xf8
  29. #define MCS_GAMMA_SET1 0xf9
  30. #define MCS_GAMMA_CTRL 0xfb
  31. /* array of gamma tables for gamma value 2.2 */
  32. static u8 const ld9040_gammas[25][22] = {
  33. { 0xf9, 0x00, 0x13, 0xb2, 0xba, 0xd2, 0x00, 0x30, 0x00, 0xaf, 0xc0,
  34. 0xb8, 0xcd, 0x00, 0x3d, 0x00, 0xa8, 0xb8, 0xb7, 0xcd, 0x00, 0x44 },
  35. { 0xf9, 0x00, 0x13, 0xb9, 0xb9, 0xd0, 0x00, 0x3c, 0x00, 0xaf, 0xbf,
  36. 0xb6, 0xcb, 0x00, 0x4b, 0x00, 0xa8, 0xb9, 0xb5, 0xcc, 0x00, 0x52 },
  37. { 0xf9, 0x00, 0x13, 0xba, 0xb9, 0xcd, 0x00, 0x41, 0x00, 0xb0, 0xbe,
  38. 0xb5, 0xc9, 0x00, 0x51, 0x00, 0xa9, 0xb9, 0xb5, 0xca, 0x00, 0x57 },
  39. { 0xf9, 0x00, 0x13, 0xb9, 0xb8, 0xcd, 0x00, 0x46, 0x00, 0xb1, 0xbc,
  40. 0xb5, 0xc8, 0x00, 0x56, 0x00, 0xaa, 0xb8, 0xb4, 0xc9, 0x00, 0x5d },
  41. { 0xf9, 0x00, 0x13, 0xba, 0xb8, 0xcb, 0x00, 0x4b, 0x00, 0xb3, 0xbc,
  42. 0xb4, 0xc7, 0x00, 0x5c, 0x00, 0xac, 0xb8, 0xb4, 0xc8, 0x00, 0x62 },
  43. { 0xf9, 0x00, 0x13, 0xbb, 0xb7, 0xca, 0x00, 0x4f, 0x00, 0xb4, 0xbb,
  44. 0xb3, 0xc7, 0x00, 0x60, 0x00, 0xad, 0xb8, 0xb4, 0xc7, 0x00, 0x67 },
  45. { 0xf9, 0x00, 0x47, 0xba, 0xb6, 0xca, 0x00, 0x53, 0x00, 0xb5, 0xbb,
  46. 0xb3, 0xc6, 0x00, 0x65, 0x00, 0xae, 0xb8, 0xb3, 0xc7, 0x00, 0x6c },
  47. { 0xf9, 0x00, 0x71, 0xbb, 0xb5, 0xc8, 0x00, 0x57, 0x00, 0xb5, 0xbb,
  48. 0xb0, 0xc5, 0x00, 0x6a, 0x00, 0xae, 0xb9, 0xb1, 0xc6, 0x00, 0x70 },
  49. { 0xf9, 0x00, 0x7b, 0xbb, 0xb4, 0xc8, 0x00, 0x5b, 0x00, 0xb5, 0xba,
  50. 0xb1, 0xc4, 0x00, 0x6e, 0x00, 0xae, 0xb9, 0xb0, 0xc5, 0x00, 0x75 },
  51. { 0xf9, 0x00, 0x82, 0xba, 0xb4, 0xc7, 0x00, 0x5f, 0x00, 0xb5, 0xba,
  52. 0xb0, 0xc3, 0x00, 0x72, 0x00, 0xae, 0xb8, 0xb0, 0xc3, 0x00, 0x7a },
  53. { 0xf9, 0x00, 0x89, 0xba, 0xb3, 0xc8, 0x00, 0x62, 0x00, 0xb6, 0xba,
  54. 0xaf, 0xc3, 0x00, 0x76, 0x00, 0xaf, 0xb7, 0xae, 0xc4, 0x00, 0x7e },
  55. { 0xf9, 0x00, 0x8b, 0xb9, 0xb3, 0xc7, 0x00, 0x65, 0x00, 0xb7, 0xb8,
  56. 0xaf, 0xc3, 0x00, 0x7a, 0x00, 0x80, 0xb6, 0xae, 0xc4, 0x00, 0x81 },
  57. { 0xf9, 0x00, 0x93, 0xba, 0xb3, 0xc5, 0x00, 0x69, 0x00, 0xb8, 0xb9,
  58. 0xae, 0xc1, 0x00, 0x7f, 0x00, 0xb0, 0xb6, 0xae, 0xc3, 0x00, 0x85 },
  59. { 0xf9, 0x00, 0x97, 0xba, 0xb2, 0xc5, 0x00, 0x6c, 0x00, 0xb8, 0xb8,
  60. 0xae, 0xc1, 0x00, 0x82, 0x00, 0xb0, 0xb6, 0xae, 0xc2, 0x00, 0x89 },
  61. { 0xf9, 0x00, 0x9a, 0xba, 0xb1, 0xc4, 0x00, 0x6f, 0x00, 0xb8, 0xb8,
  62. 0xad, 0xc0, 0x00, 0x86, 0x00, 0xb0, 0xb7, 0xad, 0xc0, 0x00, 0x8d },
  63. { 0xf9, 0x00, 0x9c, 0xb9, 0xb0, 0xc4, 0x00, 0x72, 0x00, 0xb8, 0xb8,
  64. 0xac, 0xbf, 0x00, 0x8a, 0x00, 0xb0, 0xb6, 0xac, 0xc0, 0x00, 0x91 },
  65. { 0xf9, 0x00, 0x9e, 0xba, 0xb0, 0xc2, 0x00, 0x75, 0x00, 0xb9, 0xb8,
  66. 0xab, 0xbe, 0x00, 0x8e, 0x00, 0xb0, 0xb6, 0xac, 0xbf, 0x00, 0x94 },
  67. { 0xf9, 0x00, 0xa0, 0xb9, 0xaf, 0xc3, 0x00, 0x77, 0x00, 0xb9, 0xb7,
  68. 0xab, 0xbe, 0x00, 0x90, 0x00, 0xb0, 0xb6, 0xab, 0xbf, 0x00, 0x97 },
  69. { 0xf9, 0x00, 0xa2, 0xb9, 0xaf, 0xc2, 0x00, 0x7a, 0x00, 0xb9, 0xb7,
  70. 0xaa, 0xbd, 0x00, 0x94, 0x00, 0xb0, 0xb5, 0xab, 0xbf, 0x00, 0x9a },
  71. { 0xf9, 0x00, 0xa4, 0xb9, 0xaf, 0xc1, 0x00, 0x7d, 0x00, 0xb9, 0xb6,
  72. 0xaa, 0xbb, 0x00, 0x97, 0x00, 0xb1, 0xb5, 0xaa, 0xbf, 0x00, 0x9d },
  73. { 0xf9, 0x00, 0xa4, 0xb8, 0xb0, 0xbf, 0x00, 0x80, 0x00, 0xb8, 0xb6,
  74. 0xaa, 0xbc, 0x00, 0x9a, 0x00, 0xb0, 0xb5, 0xab, 0xbd, 0x00, 0xa0 },
  75. { 0xf9, 0x00, 0xa8, 0xb8, 0xae, 0xbe, 0x00, 0x84, 0x00, 0xb9, 0xb7,
  76. 0xa8, 0xbc, 0x00, 0x9d, 0x00, 0xb2, 0xb5, 0xaa, 0xbc, 0x00, 0xa4 },
  77. { 0xf9, 0x00, 0xa9, 0xb6, 0xad, 0xbf, 0x00, 0x86, 0x00, 0xb8, 0xb5,
  78. 0xa8, 0xbc, 0x00, 0xa0, 0x00, 0xb3, 0xb3, 0xa9, 0xbc, 0x00, 0xa7 },
  79. { 0xf9, 0x00, 0xa9, 0xb7, 0xae, 0xbd, 0x00, 0x89, 0x00, 0xb7, 0xb6,
  80. 0xa8, 0xba, 0x00, 0xa4, 0x00, 0xb1, 0xb4, 0xaa, 0xbb, 0x00, 0xaa },
  81. { 0xf9, 0x00, 0xa7, 0xb4, 0xae, 0xbf, 0x00, 0x91, 0x00, 0xb2, 0xb4,
  82. 0xaa, 0xbb, 0x00, 0xac, 0x00, 0xb3, 0xb1, 0xaa, 0xbc, 0x00, 0xb3 },
  83. };
  84. struct ld9040 {
  85. struct device *dev;
  86. struct drm_panel panel;
  87. struct regulator_bulk_data supplies[2];
  88. struct gpio_desc *reset_gpio;
  89. u32 power_on_delay;
  90. u32 reset_delay;
  91. struct videomode vm;
  92. u32 width_mm;
  93. u32 height_mm;
  94. int brightness;
  95. /* This field is tested by functions directly accessing bus before
  96. * transfer, transfer is skipped if it is set. In case of transfer
  97. * failure or unexpected response the field is set to error value.
  98. * Such construct allows to eliminate many checks in higher level
  99. * functions.
  100. */
  101. int error;
  102. };
  103. #define panel_to_ld9040(p) container_of(p, struct ld9040, panel)
  104. static int ld9040_clear_error(struct ld9040 *ctx)
  105. {
  106. int ret = ctx->error;
  107. ctx->error = 0;
  108. return ret;
  109. }
  110. static int ld9040_spi_write_word(struct ld9040 *ctx, u16 data)
  111. {
  112. struct spi_device *spi = to_spi_device(ctx->dev);
  113. struct spi_transfer xfer = {
  114. .len = 2,
  115. .tx_buf = &data,
  116. };
  117. struct spi_message msg;
  118. spi_message_init(&msg);
  119. spi_message_add_tail(&xfer, &msg);
  120. return spi_sync(spi, &msg);
  121. }
  122. static void ld9040_dcs_write(struct ld9040 *ctx, const u8 *data, size_t len)
  123. {
  124. int ret = 0;
  125. if (ctx->error < 0 || len == 0)
  126. return;
  127. dev_dbg(ctx->dev, "writing dcs seq: %*ph\n", len, data);
  128. ret = ld9040_spi_write_word(ctx, *data);
  129. while (!ret && --len) {
  130. ++data;
  131. ret = ld9040_spi_write_word(ctx, *data | 0x100);
  132. }
  133. if (ret) {
  134. dev_err(ctx->dev, "error %d writing dcs seq: %*ph\n", ret, len,
  135. data);
  136. ctx->error = ret;
  137. }
  138. usleep_range(300, 310);
  139. }
  140. #define ld9040_dcs_write_seq_static(ctx, seq...) \
  141. ({\
  142. static const u8 d[] = { seq };\
  143. ld9040_dcs_write(ctx, d, ARRAY_SIZE(d));\
  144. })
  145. static void ld9040_brightness_set(struct ld9040 *ctx)
  146. {
  147. ld9040_dcs_write(ctx, ld9040_gammas[ctx->brightness],
  148. ARRAY_SIZE(ld9040_gammas[ctx->brightness]));
  149. ld9040_dcs_write_seq_static(ctx, MCS_GAMMA_CTRL, 0x02, 0x5a);
  150. }
  151. static void ld9040_init(struct ld9040 *ctx)
  152. {
  153. ld9040_dcs_write_seq_static(ctx, MCS_USER_SETTING, 0x5a, 0x5a);
  154. ld9040_dcs_write_seq_static(ctx, MCS_PANEL_CONDITION,
  155. 0x05, 0x65, 0x96, 0x71, 0x7d, 0x19, 0x3b, 0x0d,
  156. 0x19, 0x7e, 0x0d, 0xe2, 0x00, 0x00, 0x7e, 0x7d,
  157. 0x07, 0x07, 0x20, 0x20, 0x20, 0x02, 0x02);
  158. ld9040_dcs_write_seq_static(ctx, MCS_DISPCTL,
  159. 0x02, 0x08, 0x08, 0x10, 0x10);
  160. ld9040_dcs_write_seq_static(ctx, MCS_MANPWR, 0x04);
  161. ld9040_dcs_write_seq_static(ctx, MCS_POWER_CTRL,
  162. 0x0a, 0x87, 0x25, 0x6a, 0x44, 0x02, 0x88);
  163. ld9040_dcs_write_seq_static(ctx, MCS_ELVSS_ON, 0x0d, 0x00, 0x16);
  164. ld9040_dcs_write_seq_static(ctx, MCS_GTCON, 0x09, 0x00, 0x00);
  165. ld9040_brightness_set(ctx);
  166. ld9040_dcs_write_seq_static(ctx, MIPI_DCS_EXIT_SLEEP_MODE);
  167. ld9040_dcs_write_seq_static(ctx, MIPI_DCS_SET_DISPLAY_ON);
  168. }
  169. static int ld9040_power_on(struct ld9040 *ctx)
  170. {
  171. int ret;
  172. ret = regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
  173. if (ret < 0)
  174. return ret;
  175. msleep(ctx->power_on_delay);
  176. gpiod_set_value(ctx->reset_gpio, 0);
  177. msleep(ctx->reset_delay);
  178. gpiod_set_value(ctx->reset_gpio, 1);
  179. msleep(ctx->reset_delay);
  180. return 0;
  181. }
  182. static int ld9040_power_off(struct ld9040 *ctx)
  183. {
  184. return regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
  185. }
  186. static int ld9040_disable(struct drm_panel *panel)
  187. {
  188. struct ld9040 *ctx = panel_to_ld9040(panel);
  189. msleep(120);
  190. ld9040_dcs_write_seq_static(ctx, MIPI_DCS_SET_DISPLAY_OFF);
  191. ld9040_dcs_write_seq_static(ctx, MIPI_DCS_ENTER_SLEEP_MODE);
  192. msleep(40);
  193. ld9040_clear_error(ctx);
  194. return ld9040_power_off(ctx);
  195. }
  196. static int ld9040_enable(struct drm_panel *panel)
  197. {
  198. struct ld9040 *ctx = panel_to_ld9040(panel);
  199. int ret;
  200. ret = ld9040_power_on(ctx);
  201. if (ret < 0)
  202. return ret;
  203. ld9040_init(ctx);
  204. ret = ld9040_clear_error(ctx);
  205. if (ret < 0)
  206. ld9040_disable(panel);
  207. return ret;
  208. }
  209. static int ld9040_get_modes(struct drm_panel *panel)
  210. {
  211. struct drm_connector *connector = panel->connector;
  212. struct ld9040 *ctx = panel_to_ld9040(panel);
  213. struct drm_display_mode *mode;
  214. mode = drm_mode_create(connector->dev);
  215. if (!mode) {
  216. DRM_ERROR("failed to create a new display mode\n");
  217. return 0;
  218. }
  219. drm_display_mode_from_videomode(&ctx->vm, mode);
  220. mode->width_mm = ctx->width_mm;
  221. mode->height_mm = ctx->height_mm;
  222. connector->display_info.width_mm = mode->width_mm;
  223. connector->display_info.height_mm = mode->height_mm;
  224. mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
  225. drm_mode_probed_add(connector, mode);
  226. return 1;
  227. }
  228. static const struct drm_panel_funcs ld9040_drm_funcs = {
  229. .disable = ld9040_disable,
  230. .enable = ld9040_enable,
  231. .get_modes = ld9040_get_modes,
  232. };
  233. static int ld9040_parse_dt(struct ld9040 *ctx)
  234. {
  235. struct device *dev = ctx->dev;
  236. struct device_node *np = dev->of_node;
  237. int ret;
  238. ret = of_get_videomode(np, &ctx->vm, 0);
  239. if (ret < 0)
  240. return ret;
  241. of_property_read_u32(np, "power-on-delay", &ctx->power_on_delay);
  242. of_property_read_u32(np, "reset-delay", &ctx->reset_delay);
  243. of_property_read_u32(np, "panel-width-mm", &ctx->width_mm);
  244. of_property_read_u32(np, "panel-height-mm", &ctx->height_mm);
  245. return 0;
  246. }
  247. static int ld9040_probe(struct spi_device *spi)
  248. {
  249. struct device *dev = &spi->dev;
  250. struct ld9040 *ctx;
  251. int ret;
  252. ctx = devm_kzalloc(dev, sizeof(struct ld9040), GFP_KERNEL);
  253. if (!ctx)
  254. return -ENOMEM;
  255. spi_set_drvdata(spi, ctx);
  256. ctx->dev = dev;
  257. ctx->brightness = ARRAY_SIZE(ld9040_gammas) - 1;
  258. ret = ld9040_parse_dt(ctx);
  259. if (ret < 0)
  260. return ret;
  261. ctx->supplies[0].supply = "vdd3";
  262. ctx->supplies[1].supply = "vci";
  263. ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),
  264. ctx->supplies);
  265. if (ret < 0)
  266. return ret;
  267. ctx->reset_gpio = devm_gpiod_get(dev, "reset");
  268. if (IS_ERR(ctx->reset_gpio)) {
  269. dev_err(dev, "cannot get reset-gpios %ld\n",
  270. PTR_ERR(ctx->reset_gpio));
  271. return PTR_ERR(ctx->reset_gpio);
  272. }
  273. ret = gpiod_direction_output(ctx->reset_gpio, 1);
  274. if (ret < 0) {
  275. dev_err(dev, "cannot configure reset-gpios %d\n", ret);
  276. return ret;
  277. }
  278. spi->bits_per_word = 9;
  279. ret = spi_setup(spi);
  280. if (ret < 0) {
  281. dev_err(dev, "spi setup failed.\n");
  282. return ret;
  283. }
  284. drm_panel_init(&ctx->panel);
  285. ctx->panel.dev = dev;
  286. ctx->panel.funcs = &ld9040_drm_funcs;
  287. return drm_panel_add(&ctx->panel);
  288. }
  289. static int ld9040_remove(struct spi_device *spi)
  290. {
  291. struct ld9040 *ctx = spi_get_drvdata(spi);
  292. ld9040_power_off(ctx);
  293. drm_panel_remove(&ctx->panel);
  294. return 0;
  295. }
  296. static struct of_device_id ld9040_of_match[] = {
  297. { .compatible = "samsung,ld9040" },
  298. { }
  299. };
  300. MODULE_DEVICE_TABLE(of, ld9040_of_match);
  301. static struct spi_driver ld9040_driver = {
  302. .probe = ld9040_probe,
  303. .remove = ld9040_remove,
  304. .driver = {
  305. .name = "ld9040",
  306. .owner = THIS_MODULE,
  307. .of_match_table = ld9040_of_match,
  308. },
  309. };
  310. module_spi_driver(ld9040_driver);
  311. MODULE_AUTHOR("Andrzej Hajda <a.hajda@samsung.com>");
  312. MODULE_DESCRIPTION("ld9040 LCD Driver");
  313. MODULE_LICENSE("GPL v2");