brcmstb_gisb.c 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289
  1. /*
  2. * Copyright (C) 2014 Broadcom Corporation
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. */
  13. #include <linux/init.h>
  14. #include <linux/types.h>
  15. #include <linux/module.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/interrupt.h>
  18. #include <linux/sysfs.h>
  19. #include <linux/io.h>
  20. #include <linux/string.h>
  21. #include <linux/device.h>
  22. #include <linux/list.h>
  23. #include <linux/of.h>
  24. #include <linux/bitops.h>
  25. #include <asm/bug.h>
  26. #include <asm/signal.h>
  27. #define ARB_TIMER 0x008
  28. #define ARB_ERR_CAP_CLR 0x7e4
  29. #define ARB_ERR_CAP_CLEAR (1 << 0)
  30. #define ARB_ERR_CAP_HI_ADDR 0x7e8
  31. #define ARB_ERR_CAP_ADDR 0x7ec
  32. #define ARB_ERR_CAP_DATA 0x7f0
  33. #define ARB_ERR_CAP_STATUS 0x7f4
  34. #define ARB_ERR_CAP_STATUS_TIMEOUT (1 << 12)
  35. #define ARB_ERR_CAP_STATUS_TEA (1 << 11)
  36. #define ARB_ERR_CAP_STATUS_BS_SHIFT (1 << 2)
  37. #define ARB_ERR_CAP_STATUS_BS_MASK 0x3c
  38. #define ARB_ERR_CAP_STATUS_WRITE (1 << 1)
  39. #define ARB_ERR_CAP_STATUS_VALID (1 << 0)
  40. #define ARB_ERR_CAP_MASTER 0x7f8
  41. struct brcmstb_gisb_arb_device {
  42. void __iomem *base;
  43. struct mutex lock;
  44. struct list_head next;
  45. u32 valid_mask;
  46. const char *master_names[sizeof(u32) * BITS_PER_BYTE];
  47. };
  48. static LIST_HEAD(brcmstb_gisb_arb_device_list);
  49. static ssize_t gisb_arb_get_timeout(struct device *dev,
  50. struct device_attribute *attr,
  51. char *buf)
  52. {
  53. struct platform_device *pdev = to_platform_device(dev);
  54. struct brcmstb_gisb_arb_device *gdev = platform_get_drvdata(pdev);
  55. u32 timeout;
  56. mutex_lock(&gdev->lock);
  57. timeout = ioread32(gdev->base + ARB_TIMER);
  58. mutex_unlock(&gdev->lock);
  59. return sprintf(buf, "%d", timeout);
  60. }
  61. static ssize_t gisb_arb_set_timeout(struct device *dev,
  62. struct device_attribute *attr,
  63. const char *buf, size_t count)
  64. {
  65. struct platform_device *pdev = to_platform_device(dev);
  66. struct brcmstb_gisb_arb_device *gdev = platform_get_drvdata(pdev);
  67. int val, ret;
  68. ret = kstrtoint(buf, 10, &val);
  69. if (ret < 0)
  70. return ret;
  71. if (val == 0 || val >= 0xffffffff)
  72. return -EINVAL;
  73. mutex_lock(&gdev->lock);
  74. iowrite32(val, gdev->base + ARB_TIMER);
  75. mutex_unlock(&gdev->lock);
  76. return count;
  77. }
  78. static const char *
  79. brcmstb_gisb_master_to_str(struct brcmstb_gisb_arb_device *gdev,
  80. u32 masters)
  81. {
  82. u32 mask = gdev->valid_mask & masters;
  83. if (hweight_long(mask) != 1)
  84. return NULL;
  85. return gdev->master_names[ffs(mask) - 1];
  86. }
  87. static int brcmstb_gisb_arb_decode_addr(struct brcmstb_gisb_arb_device *gdev,
  88. const char *reason)
  89. {
  90. u32 cap_status;
  91. unsigned long arb_addr;
  92. u32 master;
  93. const char *m_name;
  94. char m_fmt[11];
  95. cap_status = ioread32(gdev->base + ARB_ERR_CAP_STATUS);
  96. /* Invalid captured address, bail out */
  97. if (!(cap_status & ARB_ERR_CAP_STATUS_VALID))
  98. return 1;
  99. /* Read the address and master */
  100. arb_addr = ioread32(gdev->base + ARB_ERR_CAP_ADDR) & 0xffffffff;
  101. #if (IS_ENABLED(CONFIG_PHYS_ADDR_T_64BIT))
  102. arb_addr |= (u64)ioread32(gdev->base + ARB_ERR_CAP_HI_ADDR) << 32;
  103. #endif
  104. master = ioread32(gdev->base + ARB_ERR_CAP_MASTER);
  105. m_name = brcmstb_gisb_master_to_str(gdev, master);
  106. if (!m_name) {
  107. snprintf(m_fmt, sizeof(m_fmt), "0x%08x", master);
  108. m_name = m_fmt;
  109. }
  110. pr_crit("%s: %s at 0x%lx [%c %s], core: %s\n",
  111. __func__, reason, arb_addr,
  112. cap_status & ARB_ERR_CAP_STATUS_WRITE ? 'W' : 'R',
  113. cap_status & ARB_ERR_CAP_STATUS_TIMEOUT ? "timeout" : "",
  114. m_name);
  115. /* clear the GISB error */
  116. iowrite32(ARB_ERR_CAP_CLEAR, gdev->base + ARB_ERR_CAP_CLR);
  117. return 0;
  118. }
  119. static int brcmstb_bus_error_handler(unsigned long addr, unsigned int fsr,
  120. struct pt_regs *regs)
  121. {
  122. int ret = 0;
  123. struct brcmstb_gisb_arb_device *gdev;
  124. /* iterate over each GISB arb registered handlers */
  125. list_for_each_entry(gdev, &brcmstb_gisb_arb_device_list, next)
  126. ret |= brcmstb_gisb_arb_decode_addr(gdev, "bus error");
  127. /*
  128. * If it was an imprecise abort, then we need to correct the
  129. * return address to be _after_ the instruction.
  130. */
  131. if (fsr & (1 << 10))
  132. regs->ARM_pc += 4;
  133. return ret;
  134. }
  135. void __init brcmstb_hook_fault_code(void)
  136. {
  137. hook_fault_code(22, brcmstb_bus_error_handler, SIGBUS, 0,
  138. "imprecise external abort");
  139. }
  140. static irqreturn_t brcmstb_gisb_timeout_handler(int irq, void *dev_id)
  141. {
  142. brcmstb_gisb_arb_decode_addr(dev_id, "timeout");
  143. return IRQ_HANDLED;
  144. }
  145. static irqreturn_t brcmstb_gisb_tea_handler(int irq, void *dev_id)
  146. {
  147. brcmstb_gisb_arb_decode_addr(dev_id, "target abort");
  148. return IRQ_HANDLED;
  149. }
  150. static DEVICE_ATTR(gisb_arb_timeout, S_IWUSR | S_IRUGO,
  151. gisb_arb_get_timeout, gisb_arb_set_timeout);
  152. static struct attribute *gisb_arb_sysfs_attrs[] = {
  153. &dev_attr_gisb_arb_timeout.attr,
  154. NULL,
  155. };
  156. static struct attribute_group gisb_arb_sysfs_attr_group = {
  157. .attrs = gisb_arb_sysfs_attrs,
  158. };
  159. static int brcmstb_gisb_arb_probe(struct platform_device *pdev)
  160. {
  161. struct device_node *dn = pdev->dev.of_node;
  162. struct brcmstb_gisb_arb_device *gdev;
  163. struct resource *r;
  164. int err, timeout_irq, tea_irq;
  165. unsigned int num_masters, j = 0;
  166. int i, first, last;
  167. r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  168. timeout_irq = platform_get_irq(pdev, 0);
  169. tea_irq = platform_get_irq(pdev, 1);
  170. gdev = devm_kzalloc(&pdev->dev, sizeof(*gdev), GFP_KERNEL);
  171. if (!gdev)
  172. return -ENOMEM;
  173. mutex_init(&gdev->lock);
  174. INIT_LIST_HEAD(&gdev->next);
  175. gdev->base = devm_request_and_ioremap(&pdev->dev, r);
  176. if (!gdev->base)
  177. return -ENOMEM;
  178. err = devm_request_irq(&pdev->dev, timeout_irq,
  179. brcmstb_gisb_timeout_handler, 0, pdev->name,
  180. gdev);
  181. if (err < 0)
  182. return err;
  183. err = devm_request_irq(&pdev->dev, tea_irq,
  184. brcmstb_gisb_tea_handler, 0, pdev->name,
  185. gdev);
  186. if (err < 0)
  187. return err;
  188. /* If we do not have a valid mask, assume all masters are enabled */
  189. if (of_property_read_u32(dn, "brcm,gisb-arb-master-mask",
  190. &gdev->valid_mask))
  191. gdev->valid_mask = 0xffffffff;
  192. /* Proceed with reading the litteral names if we agree on the
  193. * number of masters
  194. */
  195. num_masters = of_property_count_strings(dn,
  196. "brcm,gisb-arb-master-names");
  197. if (hweight_long(gdev->valid_mask) == num_masters) {
  198. first = ffs(gdev->valid_mask) - 1;
  199. last = fls(gdev->valid_mask) - 1;
  200. for (i = first; i < last; i++) {
  201. if (!(gdev->valid_mask & BIT(i)))
  202. continue;
  203. of_property_read_string_index(dn,
  204. "brcm,gisb-arb-master-names", j,
  205. &gdev->master_names[i]);
  206. j++;
  207. }
  208. }
  209. err = sysfs_create_group(&pdev->dev.kobj, &gisb_arb_sysfs_attr_group);
  210. if (err)
  211. return err;
  212. platform_set_drvdata(pdev, gdev);
  213. list_add_tail(&gdev->next, &brcmstb_gisb_arb_device_list);
  214. dev_info(&pdev->dev, "registered mem: %p, irqs: %d, %d\n",
  215. gdev->base, timeout_irq, tea_irq);
  216. return 0;
  217. }
  218. static const struct of_device_id brcmstb_gisb_arb_of_match[] = {
  219. { .compatible = "brcm,gisb-arb" },
  220. { },
  221. };
  222. static struct platform_driver brcmstb_gisb_arb_driver = {
  223. .probe = brcmstb_gisb_arb_probe,
  224. .driver = {
  225. .name = "brcm-gisb-arb",
  226. .owner = THIS_MODULE,
  227. .of_match_table = brcmstb_gisb_arb_of_match,
  228. },
  229. };
  230. static int __init brcm_gisb_driver_init(void)
  231. {
  232. return platform_driver_register(&brcmstb_gisb_arb_driver);
  233. }
  234. module_init(brcm_gisb_driver_init);