icp-native.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317
  1. /*
  2. * Copyright 2011 IBM Corporation.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version
  7. * 2 of the License, or (at your option) any later version.
  8. *
  9. */
  10. #include <linux/types.h>
  11. #include <linux/kernel.h>
  12. #include <linux/irq.h>
  13. #include <linux/smp.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/init.h>
  16. #include <linux/cpu.h>
  17. #include <linux/of.h>
  18. #include <linux/spinlock.h>
  19. #include <linux/module.h>
  20. #include <asm/prom.h>
  21. #include <asm/io.h>
  22. #include <asm/smp.h>
  23. #include <asm/irq.h>
  24. #include <asm/errno.h>
  25. #include <asm/xics.h>
  26. #include <asm/kvm_ppc.h>
  27. #include <asm/dbell.h>
  28. struct icp_ipl {
  29. union {
  30. u32 word;
  31. u8 bytes[4];
  32. } xirr_poll;
  33. union {
  34. u32 word;
  35. u8 bytes[4];
  36. } xirr;
  37. u32 dummy;
  38. union {
  39. u32 word;
  40. u8 bytes[4];
  41. } qirr;
  42. u32 link_a;
  43. u32 link_b;
  44. u32 link_c;
  45. };
  46. static struct icp_ipl __iomem *icp_native_regs[NR_CPUS];
  47. static inline unsigned int icp_native_get_xirr(void)
  48. {
  49. int cpu = smp_processor_id();
  50. unsigned int xirr;
  51. /* Handled an interrupt latched by KVM */
  52. xirr = kvmppc_get_xics_latch();
  53. if (xirr)
  54. return xirr;
  55. return in_be32(&icp_native_regs[cpu]->xirr.word);
  56. }
  57. static inline void icp_native_set_xirr(unsigned int value)
  58. {
  59. int cpu = smp_processor_id();
  60. out_be32(&icp_native_regs[cpu]->xirr.word, value);
  61. }
  62. static inline void icp_native_set_cppr(u8 value)
  63. {
  64. int cpu = smp_processor_id();
  65. out_8(&icp_native_regs[cpu]->xirr.bytes[0], value);
  66. }
  67. static inline void icp_native_set_qirr(int n_cpu, u8 value)
  68. {
  69. out_8(&icp_native_regs[n_cpu]->qirr.bytes[0], value);
  70. }
  71. static void icp_native_set_cpu_priority(unsigned char cppr)
  72. {
  73. xics_set_base_cppr(cppr);
  74. icp_native_set_cppr(cppr);
  75. iosync();
  76. }
  77. void icp_native_eoi(struct irq_data *d)
  78. {
  79. unsigned int hw_irq = (unsigned int)irqd_to_hwirq(d);
  80. iosync();
  81. icp_native_set_xirr((xics_pop_cppr() << 24) | hw_irq);
  82. }
  83. static void icp_native_teardown_cpu(void)
  84. {
  85. int cpu = smp_processor_id();
  86. /* Clear any pending IPI */
  87. icp_native_set_qirr(cpu, 0xff);
  88. }
  89. static void icp_native_flush_ipi(void)
  90. {
  91. /* We take the ipi irq but and never return so we
  92. * need to EOI the IPI, but want to leave our priority 0
  93. *
  94. * should we check all the other interrupts too?
  95. * should we be flagging idle loop instead?
  96. * or creating some task to be scheduled?
  97. */
  98. icp_native_set_xirr((0x00 << 24) | XICS_IPI);
  99. }
  100. static unsigned int icp_native_get_irq(void)
  101. {
  102. unsigned int xirr = icp_native_get_xirr();
  103. unsigned int vec = xirr & 0x00ffffff;
  104. unsigned int irq;
  105. if (vec == XICS_IRQ_SPURIOUS)
  106. return NO_IRQ;
  107. irq = irq_find_mapping(xics_host, vec);
  108. if (likely(irq != NO_IRQ)) {
  109. xics_push_cppr(vec);
  110. return irq;
  111. }
  112. /* We don't have a linux mapping, so have rtas mask it. */
  113. xics_mask_unknown_vec(vec);
  114. /* We might learn about it later, so EOI it */
  115. icp_native_set_xirr(xirr);
  116. return NO_IRQ;
  117. }
  118. #ifdef CONFIG_SMP
  119. static void icp_native_cause_ipi(int cpu, unsigned long data)
  120. {
  121. kvmppc_set_host_ipi(cpu, 1);
  122. #ifdef CONFIG_PPC_DOORBELL
  123. if (cpu_has_feature(CPU_FTR_DBELL) &&
  124. (cpumask_test_cpu(cpu, cpu_sibling_mask(smp_processor_id()))))
  125. doorbell_cause_ipi(cpu, data);
  126. else
  127. #endif
  128. icp_native_set_qirr(cpu, IPI_PRIORITY);
  129. }
  130. void xics_wake_cpu(int cpu)
  131. {
  132. icp_native_set_qirr(cpu, IPI_PRIORITY);
  133. }
  134. EXPORT_SYMBOL_GPL(xics_wake_cpu);
  135. static irqreturn_t icp_native_ipi_action(int irq, void *dev_id)
  136. {
  137. int cpu = smp_processor_id();
  138. kvmppc_set_host_ipi(cpu, 0);
  139. icp_native_set_qirr(cpu, 0xff);
  140. return smp_ipi_demux();
  141. }
  142. #endif /* CONFIG_SMP */
  143. static int __init icp_native_map_one_cpu(int hw_id, unsigned long addr,
  144. unsigned long size)
  145. {
  146. char *rname;
  147. int i, cpu = -1;
  148. /* This may look gross but it's good enough for now, we don't quite
  149. * have a hard -> linux processor id matching.
  150. */
  151. for_each_possible_cpu(i) {
  152. if (!cpu_present(i))
  153. continue;
  154. if (hw_id == get_hard_smp_processor_id(i)) {
  155. cpu = i;
  156. break;
  157. }
  158. }
  159. /* Fail, skip that CPU. Don't print, it's normal, some XICS come up
  160. * with way more entries in there than you have CPUs
  161. */
  162. if (cpu == -1)
  163. return 0;
  164. rname = kasprintf(GFP_KERNEL, "CPU %d [0x%x] Interrupt Presentation",
  165. cpu, hw_id);
  166. if (!request_mem_region(addr, size, rname)) {
  167. pr_warning("icp_native: Could not reserve ICP MMIO"
  168. " for CPU %d, interrupt server #0x%x\n",
  169. cpu, hw_id);
  170. return -EBUSY;
  171. }
  172. icp_native_regs[cpu] = ioremap(addr, size);
  173. kvmppc_set_xics_phys(cpu, addr);
  174. if (!icp_native_regs[cpu]) {
  175. pr_warning("icp_native: Failed ioremap for CPU %d, "
  176. "interrupt server #0x%x, addr %#lx\n",
  177. cpu, hw_id, addr);
  178. release_mem_region(addr, size);
  179. return -ENOMEM;
  180. }
  181. return 0;
  182. }
  183. static int __init icp_native_init_one_node(struct device_node *np,
  184. unsigned int *indx)
  185. {
  186. unsigned int ilen;
  187. const __be32 *ireg;
  188. int i;
  189. int reg_tuple_size;
  190. int num_servers = 0;
  191. /* This code does the theorically broken assumption that the interrupt
  192. * server numbers are the same as the hard CPU numbers.
  193. * This happens to be the case so far but we are playing with fire...
  194. * should be fixed one of these days. -BenH.
  195. */
  196. ireg = of_get_property(np, "ibm,interrupt-server-ranges", &ilen);
  197. /* Do that ever happen ? we'll know soon enough... but even good'old
  198. * f80 does have that property ..
  199. */
  200. WARN_ON((ireg == NULL) || (ilen != 2*sizeof(u32)));
  201. if (ireg) {
  202. *indx = of_read_number(ireg, 1);
  203. if (ilen >= 2*sizeof(u32))
  204. num_servers = of_read_number(ireg + 1, 1);
  205. }
  206. ireg = of_get_property(np, "reg", &ilen);
  207. if (!ireg) {
  208. pr_err("icp_native: Can't find interrupt reg property");
  209. return -1;
  210. }
  211. reg_tuple_size = (of_n_addr_cells(np) + of_n_size_cells(np)) * 4;
  212. if (((ilen % reg_tuple_size) != 0)
  213. || (num_servers && (num_servers != (ilen / reg_tuple_size)))) {
  214. pr_err("icp_native: ICP reg len (%d) != num servers (%d)",
  215. ilen / reg_tuple_size, num_servers);
  216. return -1;
  217. }
  218. for (i = 0; i < (ilen / reg_tuple_size); i++) {
  219. struct resource r;
  220. int err;
  221. err = of_address_to_resource(np, i, &r);
  222. if (err) {
  223. pr_err("icp_native: Could not translate ICP MMIO"
  224. " for interrupt server 0x%x (%d)\n", *indx, err);
  225. return -1;
  226. }
  227. if (icp_native_map_one_cpu(*indx, r.start, resource_size(&r)))
  228. return -1;
  229. (*indx)++;
  230. }
  231. return 0;
  232. }
  233. static const struct icp_ops icp_native_ops = {
  234. .get_irq = icp_native_get_irq,
  235. .eoi = icp_native_eoi,
  236. .set_priority = icp_native_set_cpu_priority,
  237. .teardown_cpu = icp_native_teardown_cpu,
  238. .flush_ipi = icp_native_flush_ipi,
  239. #ifdef CONFIG_SMP
  240. .ipi_action = icp_native_ipi_action,
  241. .cause_ipi = icp_native_cause_ipi,
  242. #endif
  243. };
  244. int __init icp_native_init(void)
  245. {
  246. struct device_node *np;
  247. u32 indx = 0;
  248. int found = 0;
  249. for_each_compatible_node(np, NULL, "ibm,ppc-xicp")
  250. if (icp_native_init_one_node(np, &indx) == 0)
  251. found = 1;
  252. if (!found) {
  253. for_each_node_by_type(np,
  254. "PowerPC-External-Interrupt-Presentation") {
  255. if (icp_native_init_one_node(np, &indx) == 0)
  256. found = 1;
  257. }
  258. }
  259. if (found == 0)
  260. return -ENODEV;
  261. icp_ops = &icp_native_ops;
  262. return 0;
  263. }