smp.c 8.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355
  1. /*
  2. * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * RajeshwarR: Dec 11, 2007
  9. * -- Added support for Inter Processor Interrupts
  10. *
  11. * Vineetg: Nov 1st, 2007
  12. * -- Initial Write (Borrowed heavily from ARM)
  13. */
  14. #include <linux/module.h>
  15. #include <linux/init.h>
  16. #include <linux/spinlock.h>
  17. #include <linux/sched.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/profile.h>
  20. #include <linux/errno.h>
  21. #include <linux/err.h>
  22. #include <linux/mm.h>
  23. #include <linux/cpu.h>
  24. #include <linux/smp.h>
  25. #include <linux/irq.h>
  26. #include <linux/delay.h>
  27. #include <linux/atomic.h>
  28. #include <linux/percpu.h>
  29. #include <linux/cpumask.h>
  30. #include <linux/spinlock_types.h>
  31. #include <linux/reboot.h>
  32. #include <asm/processor.h>
  33. #include <asm/setup.h>
  34. #include <asm/mach_desc.h>
  35. arch_spinlock_t smp_atomic_ops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  36. arch_spinlock_t smp_bitops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  37. struct plat_smp_ops plat_smp_ops;
  38. /* XXX: per cpu ? Only needed once in early seconday boot */
  39. struct task_struct *secondary_idle_tsk;
  40. /* Called from start_kernel */
  41. void __init smp_prepare_boot_cpu(void)
  42. {
  43. }
  44. /*
  45. * Initialise the CPU possible map early - this describes the CPUs
  46. * which may be present or become present in the system.
  47. */
  48. void __init smp_init_cpus(void)
  49. {
  50. unsigned int i;
  51. for (i = 0; i < NR_CPUS; i++)
  52. set_cpu_possible(i, true);
  53. }
  54. /* called from init ( ) => process 1 */
  55. void __init smp_prepare_cpus(unsigned int max_cpus)
  56. {
  57. int i;
  58. /*
  59. * Initialise the present map, which describes the set of CPUs
  60. * actually populated at the present time.
  61. */
  62. for (i = 0; i < max_cpus; i++)
  63. set_cpu_present(i, true);
  64. }
  65. void __init smp_cpus_done(unsigned int max_cpus)
  66. {
  67. }
  68. /*
  69. * After power-up, a non Master CPU needs to wait for Master to kick start it
  70. *
  71. * The default implementation halts
  72. *
  73. * This relies on platform specific support allowing Master to directly set
  74. * this CPU's PC (to be @first_lines_of_secondary() and kick start it.
  75. *
  76. * In lack of such h/w assist, platforms can override this function
  77. * - make this function busy-spin on a token, eventually set by Master
  78. * (from arc_platform_smp_wakeup_cpu())
  79. * - Once token is available, jump to @first_lines_of_secondary
  80. * (using inline asm).
  81. *
  82. * Alert: can NOT use stack here as it has not been determined/setup for CPU.
  83. * If it turns out to be elaborate, it's better to code it in assembly
  84. *
  85. */
  86. void __weak arc_platform_smp_wait_to_boot(int cpu)
  87. {
  88. /*
  89. * As a hack for debugging - since debugger will single-step over the
  90. * FLAG insn - wrap the halt itself it in a self loop
  91. */
  92. __asm__ __volatile__(
  93. "1: \n"
  94. " flag 1 \n"
  95. " b 1b \n");
  96. }
  97. const char *arc_platform_smp_cpuinfo(void)
  98. {
  99. return plat_smp_ops.info;
  100. }
  101. /*
  102. * The very first "C" code executed by secondary
  103. * Called from asm stub in head.S
  104. * "current"/R25 already setup by low level boot code
  105. */
  106. void start_kernel_secondary(void)
  107. {
  108. struct mm_struct *mm = &init_mm;
  109. unsigned int cpu = smp_processor_id();
  110. /* MMU, Caches, Vector Table, Interrupts etc */
  111. setup_processor();
  112. atomic_inc(&mm->mm_users);
  113. atomic_inc(&mm->mm_count);
  114. current->active_mm = mm;
  115. cpumask_set_cpu(cpu, mm_cpumask(mm));
  116. notify_cpu_starting(cpu);
  117. set_cpu_online(cpu, true);
  118. pr_info("## CPU%u LIVE ##: Executing Code...\n", cpu);
  119. if (machine_desc->init_smp)
  120. machine_desc->init_smp(smp_processor_id());
  121. arc_local_timer_setup();
  122. local_irq_enable();
  123. preempt_disable();
  124. cpu_startup_entry(CPUHP_ONLINE);
  125. }
  126. /*
  127. * Called from kernel_init( ) -> smp_init( ) - for each CPU
  128. *
  129. * At this point, Secondary Processor is "HALT"ed:
  130. * -It booted, but was halted in head.S
  131. * -It was configured to halt-on-reset
  132. * So need to wake it up.
  133. *
  134. * Essential requirements being where to run from (PC) and stack (SP)
  135. */
  136. int __cpu_up(unsigned int cpu, struct task_struct *idle)
  137. {
  138. unsigned long wait_till;
  139. secondary_idle_tsk = idle;
  140. pr_info("Idle Task [%d] %p", cpu, idle);
  141. pr_info("Trying to bring up CPU%u ...\n", cpu);
  142. if (plat_smp_ops.cpu_kick)
  143. plat_smp_ops.cpu_kick(cpu,
  144. (unsigned long)first_lines_of_secondary);
  145. /* wait for 1 sec after kicking the secondary */
  146. wait_till = jiffies + HZ;
  147. while (time_before(jiffies, wait_till)) {
  148. if (cpu_online(cpu))
  149. break;
  150. }
  151. if (!cpu_online(cpu)) {
  152. pr_info("Timeout: CPU%u FAILED to comeup !!!\n", cpu);
  153. return -1;
  154. }
  155. secondary_idle_tsk = NULL;
  156. return 0;
  157. }
  158. /*
  159. * not supported here
  160. */
  161. int __init setup_profiling_timer(unsigned int multiplier)
  162. {
  163. return -EINVAL;
  164. }
  165. /*****************************************************************************/
  166. /* Inter Processor Interrupt Handling */
  167. /*****************************************************************************/
  168. enum ipi_msg_type {
  169. IPI_EMPTY = 0,
  170. IPI_RESCHEDULE = 1,
  171. IPI_CALL_FUNC,
  172. IPI_CPU_STOP,
  173. };
  174. /*
  175. * In arches with IRQ for each msg type (above), receiver can use IRQ-id to
  176. * figure out what msg was sent. For those which don't (ARC has dedicated IPI
  177. * IRQ), the msg-type needs to be conveyed via per-cpu data
  178. */
  179. static DEFINE_PER_CPU(unsigned long, ipi_data);
  180. static void ipi_send_msg_one(int cpu, enum ipi_msg_type msg)
  181. {
  182. unsigned long __percpu *ipi_data_ptr = per_cpu_ptr(&ipi_data, cpu);
  183. unsigned long old, new;
  184. unsigned long flags;
  185. pr_debug("%d Sending msg [%d] to %d\n", smp_processor_id(), msg, cpu);
  186. local_irq_save(flags);
  187. /*
  188. * Atomically write new msg bit (in case others are writing too),
  189. * and read back old value
  190. */
  191. do {
  192. new = old = *ipi_data_ptr;
  193. new |= 1U << msg;
  194. } while (cmpxchg(ipi_data_ptr, old, new) != old);
  195. /*
  196. * Call the platform specific IPI kick function, but avoid if possible:
  197. * Only do so if there's no pending msg from other concurrent sender(s).
  198. * Otherwise, recevier will see this msg as well when it takes the
  199. * IPI corresponding to that msg. This is true, even if it is already in
  200. * IPI handler, because !@old means it has not yet dequeued the msg(s)
  201. * so @new msg can be a free-loader
  202. */
  203. if (plat_smp_ops.ipi_send && !old)
  204. plat_smp_ops.ipi_send(cpu);
  205. local_irq_restore(flags);
  206. }
  207. static void ipi_send_msg(const struct cpumask *callmap, enum ipi_msg_type msg)
  208. {
  209. unsigned int cpu;
  210. for_each_cpu(cpu, callmap)
  211. ipi_send_msg_one(cpu, msg);
  212. }
  213. void smp_send_reschedule(int cpu)
  214. {
  215. ipi_send_msg_one(cpu, IPI_RESCHEDULE);
  216. }
  217. void smp_send_stop(void)
  218. {
  219. struct cpumask targets;
  220. cpumask_copy(&targets, cpu_online_mask);
  221. cpumask_clear_cpu(smp_processor_id(), &targets);
  222. ipi_send_msg(&targets, IPI_CPU_STOP);
  223. }
  224. void arch_send_call_function_single_ipi(int cpu)
  225. {
  226. ipi_send_msg_one(cpu, IPI_CALL_FUNC);
  227. }
  228. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  229. {
  230. ipi_send_msg(mask, IPI_CALL_FUNC);
  231. }
  232. /*
  233. * ipi_cpu_stop - handle IPI from smp_send_stop()
  234. */
  235. static void ipi_cpu_stop(void)
  236. {
  237. machine_halt();
  238. }
  239. static inline void __do_IPI(unsigned long msg)
  240. {
  241. switch (msg) {
  242. case IPI_RESCHEDULE:
  243. scheduler_ipi();
  244. break;
  245. case IPI_CALL_FUNC:
  246. generic_smp_call_function_interrupt();
  247. break;
  248. case IPI_CPU_STOP:
  249. ipi_cpu_stop();
  250. break;
  251. default:
  252. pr_warn("IPI with unexpected msg %ld\n", msg);
  253. }
  254. }
  255. /*
  256. * arch-common ISR to handle for inter-processor interrupts
  257. * Has hooks for platform specific IPI
  258. */
  259. irqreturn_t do_IPI(int irq, void *dev_id)
  260. {
  261. unsigned long pending;
  262. pr_debug("IPI [%ld] received on cpu %d\n",
  263. *this_cpu_ptr(&ipi_data), smp_processor_id());
  264. if (plat_smp_ops.ipi_clear)
  265. plat_smp_ops.ipi_clear(irq);
  266. /*
  267. * "dequeue" the msg corresponding to this IPI (and possibly other
  268. * piggybacked msg from elided IPIs: see ipi_send_msg_one() above)
  269. */
  270. pending = xchg(this_cpu_ptr(&ipi_data), 0);
  271. do {
  272. unsigned long msg = __ffs(pending);
  273. __do_IPI(msg);
  274. pending &= ~(1U << msg);
  275. } while (pending);
  276. return IRQ_HANDLED;
  277. }
  278. /*
  279. * API called by platform code to hookup arch-common ISR to their IPI IRQ
  280. */
  281. static DEFINE_PER_CPU(int, ipi_dev);
  282. static struct irqaction arc_ipi_irq = {
  283. .name = "IPI Interrupt",
  284. .flags = IRQF_PERCPU,
  285. .handler = do_IPI,
  286. };
  287. int smp_ipi_irq_setup(int cpu, int irq)
  288. {
  289. if (!cpu)
  290. return setup_irq(irq, &arc_ipi_irq);
  291. else
  292. arch_unmask_irq(irq);
  293. return 0;
  294. }