 Ingo Molnar
|
d0e95ebdc5
x86: clean up cpu capabilities in arch/x86/kernel/cpu/intel.c
|
%!s(int64=17) %!d(string=hai) anos |
 Paolo Ciarrocchi
|
65eb6b4326
x86: coding style fixes to arch/x86/kernel/cpu/intel.c
|
%!s(int64=17) %!d(string=hai) anos |
 Thomas Petazzoni
|
03ae5768b6
x86: use ELF section to list CPU vendor specific code
|
%!s(int64=17) %!d(string=hai) anos |
 Harvey Harrison
|
73bdb73f66
x86: add include to cpu/intel.c
|
%!s(int64=17) %!d(string=hai) anos |
 Andi Kleen
|
30d432dfab
x86: move MWAIT idle check to generic CPU initialization on 32-bit
|
%!s(int64=17) %!d(string=hai) anos |
|
Andi Kleen
|
2b16a23538
x86: move X86_FEATURE_CONSTANT_TSC into early cpu feature detection
|
%!s(int64=17) %!d(string=hai) anos |
|
Ingo Molnar
|
6d5f718a49
x86: lfence fix
|
%!s(int64=17) %!d(string=hai) anos |
|
Andi Kleen
|
707fa8ed92
x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUs
|
%!s(int64=17) %!d(string=hai) anos |
 Markus Metzger
|
eee3af4a2c
x86, ptrace: support for branch trace store(BTS)
|
%!s(int64=17) %!d(string=hai) anos |
 Mathieu Desnoyers
|
2c0b8a7578
x86: fall back on interrupt disable in cmpxchg8b on 80386 and 80486
|
%!s(int64=17) %!d(string=hai) anos |
 Sam Ravnborg
|
d72b1b4f41
i386: fix section mismatch warning in intel.c
|
%!s(int64=18) %!d(string=hai) anos |
 Thomas Gleixner
|
f7627e2513
i386: move kernel/cpu
|
%!s(int64=18) %!d(string=hai) anos |
