Heiko Stuebner
|
f8ba2d68e5
clk: rockchip: Make uartpll a child of the gpll on rk3036
|
8 years ago |
Heiko Stuebner
|
9b1b23f03a
clk: rockchip: add "," to mux_pll_src_apll_dpll_gpll_usb480m_p on rk3036
|
8 years ago |
Shawn Lin
|
1d003eb080
clk: rockchip: release io resource when failing to init clk
|
9 years ago |
Xing Zheng
|
ef1d9feecc
clk: rockchip: Add support for multiple clock providers
|
9 years ago |
Xing Zheng
|
268aebaa24
clk: rockchip: allow varying mux parameters for cpuclk pll-sources
|
9 years ago |
Linus Torvalds
|
33c1f638a0
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
|
9 years ago |
Heiko Stuebner
|
2c6fae2501
clk: rockchip: associate SCLK_MAC_PLL and disable reparenting on rk3036
|
9 years ago |
Xing Zheng
|
e764b93924
clk: rockchip: associate the rk3036 HCLK_EMAC clock-id
|
9 years ago |
Michael Turquette
|
70750ff2c9
Merge tag 'v4.6-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-next
|
9 years ago |
Heiko Stuebner
|
36714529f8
clk: rockchip: convert manually created factor clocks to the new type
|
10 years ago |
Heiko Stuebner
|
aebe3ad801
clk: rockchip: fix parent of hclk_vcodec on rk3036
|
9 years ago |
Yakir Yang
|
ee16bbd289
clk: rockchip: rk3036: enable the CLK_IGNORE_UNUSED flag for hclk_vio_bus
|
9 years ago |
Xing Zheng
|
3d667920bc
clk: rockchip: rk3036: rename emac ext source clock
|
9 years ago |
Xing Zheng
|
c40519350e
clk: rockchip: rk3036: fix the div offset for emac clock
|
9 years ago |
Xing Zheng
|
b29de2de50
clk: rockchip: rk3036: fix uarts clock error
|
9 years ago |
Xing Zheng
|
99222c9e4d
clk: rockchip: rk3036: fix the FLAGs for clock mux
|
9 years ago |
Michael Turquette
|
49dea76aeb
Merge branch 'clk-rockchip' into clk-next
|
9 years ago |
Heiko Stübner
|
5b73840375
clk: rockchip: fix section mismatches with new child-clocks
|
9 years ago |
Michael Turquette
|
a915e30dd2
Merge branch 'clk-rockchip' into clk-next
|
9 years ago |
Xing Zheng
|
b0158bb27c
clk: rockchip: rk3036: include downstream muxes into fractional dividers
|
9 years ago |
Heiko Stuebner
|
dfff24bde7
clk: rockchip: only enter pll slow-mode directly before reboots on rk3288
|
9 years ago |
Yakir Yang
|
2abc02fc49
clk: rockchip: rk3036: enable the CLK_IGNORE_UNUSED flag for aclk_vio
|
9 years ago |
Xing Zheng
|
5190c08b29
clk: rockchip: add clock controller for rk3036
|
10 years ago |