 Tom Lendacky
|
f602b976b6
amd-xgbe: Interrupt summary bits are h/w version dependent
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
3010608d03
amd-xgbe: Add additional ethtool statistics
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
1a510ccf58
amd-xgbe: Add support for VXLAN offload capabilities
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
80a788c94e
amd-xgbe: Add per queue Tx and Rx statistics
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
caa575afad
amd-xgbe: Optimize DMA channel interrupt enablement
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
1b631424e8
amd-xgbe: Update TSO packet statistics accuracy
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
6f595959c0
amd-xgbe: Adjust register settings to improve performance
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
7e1e6b86a5
amd-xgbe: Simplify the burst length settings
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
9916716a1b
amd-xgbe: Prepare for more fine grained cache coherency controls
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
18f9f0ac55
amd-xgbe: Add NUMA affinity support for memory allocations
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
9018ff5331
amd-xgbe: Prevent looping forever if timestamp update fails
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
622c36f143
amd-xgbe: Fix jumbo MTU processing on newer hardware
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
b42c6761fd
amd-xgbe: Be sure to set MDIO modes on device (re)start
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
738f7f6473
amd-xgbe: Check xgbe_init() return code
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
4eccbfc361
amd-xgbe: Add a hardware quirk for register definitions
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
1c1f619e45
amd-xgbe: Fix maximum GPIO value check
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
732f2ab7af
amd-xgbe: Add support for MDIO attached PHYs
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
e78332b228
amd-xgbe: Add ECC status support for the device memory
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
4c70dd8ac9
amd-xgbe: Add support for new DMA interrupt mode
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
aba9777ae3
amd-xgbe: Add a workaround for Tx timestamp issue
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
5ffc0335d5
amd-xgbe: Guard against incorrectly generated interrupts
|
%!s(int64=8) %!d(string=hai) anos |
|
Lendacky, Thomas
|
bd8255d8ba
amd-xgbe: Prepare for supporting PCI devices
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
4b8acdf5fe
amd-xgbe: Update how to determine DMA channel status
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
e5a20b9072
amd-xgbe: Support for 64-bit management counter registers
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
b03a4a6fb3
amd-xgbe: Prepare for a new PCS register access method
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
e57f7a3fea
amd-xgbe: Prepare for working with more than one type of phy
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
43e0dcf708
amd-xgbe: Perform priority-based hardware FIFO allocation
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
586e3cfb26
amd-xgbe: Prepare for priority-based FIFO allocation
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
ced3fcae69
amd-xgbe: Mask auto-negotiation interrupts in ISR
|
%!s(int64=9) %!d(string=hai) anos |
|
Lendacky, Thomas
|
c3727d61ea
amd-xgbe: Check Rx queue fifos before stopping Rx DMA
|
%!s(int64=9) %!d(string=hai) anos |
