 Linus Torvalds
|
ca4e7c5120
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
|
7 years ago |
 Boris Brezillon
|
753872373b
clk: bcm2835: De-assert/assert PLL reset signal when appropriate
|
7 years ago |
|
Boris Brezillon
|
7997f3b2df
clk: bcm2835: Protect sections updating shared registers
|
7 years ago |
|
Boris Brezillon
|
49012d1bf5
clk: bcm2835: Fix ana->maskX definitions
|
7 years ago |
 Danilo Krummrich
|
1d66af8190
clk: bcm2835: remove remains from stub clk driver
|
8 years ago |
 Phil Elwell
|
3542976d85
clk: bcm2835: Minimise clock jitter for PCM clock
|
8 years ago |
|
Phil Elwell
|
8c0de581c4
clk: bcm2835: Limit PCM clock to OSC and PLLD_PER
|
8 years ago |
|
Phil Elwell
|
e45098d703
clk: bcm2835: Correct the prediv logic
|
8 years ago |
 Eric Anholt
|
3f9195811d
clk: bcm2835: Add leaf clock measurement support, disabled by default
|
8 years ago |
|
Eric Anholt
|
8a39e9fa57
clk: bcm2835: Register the DSI0/DSI1 pixel clocks.
|
8 years ago |
|
Eric Anholt
|
55486091bd
clk: bcm2835: Don't rate change PLLs on behalf of DSI PLL dividers.
|
8 years ago |
 Boris Brezillon
|
2aab7a2055
clk: bcm: Fix 'maybe-uninitialized' warning in bcm2835_clock_choose_div_and_prate()
|
8 years ago |
|
Boris Brezillon
|
d86d46af84
clk: bcm: Allow rate change propagation to PLLH_AUX on VEC clock
|
8 years ago |
|
Boris Brezillon
|
155e8b3b0e
clk: bcm: Support rate change propagation on bcm2835 clocks
|
8 years ago |
|
Boris Brezillon
|
68af4fa8f3
clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clk
|
8 years ago |
|
Boris Brezillon
|
f2a46926ab
clk: bcm2835: Fix ->fixed_divider of pllh_aux
|
8 years ago |
|
Eric Anholt
|
c4e634ce41
clk: bcm2835: Clamp the PLL's requested rate to the hardware limits.
|
9 years ago |
 Stephen Boyd
|
b19f009d45
clk: bcm2835: Migrate to clk_hw based registration and OF APIs
|
9 years ago |
|
Eric Anholt
|
67615c588a
clk: bcm2835: Skip PLLC clocks when deciding on a new clock parent
|
9 years ago |
|
Eric Anholt
|
9e400c5cc5
clk: bcm2835: Mark the CM SDRAM clock's parent as critical
|
9 years ago |
|
Eric Anholt
|
eddcbe8398
clk: bcm2835: Mark GPIO clocks enabled at boot as critical
|
9 years ago |
|
Eric Anholt
|
e69fdcca83
clk: bcm2835: Mark the VPU clock as critical
|
9 years ago |
|
Eric Anholt
|
e708b383f4
clk: bcm2835: Fix PLL poweron
|
9 years ago |
|
Eric Anholt
|
286259ef4b
clk: bcm2835: Fix compiler warnings on 64-bit builds
|
9 years ago |
 Martin Sperl
|
d3d6f15fd3
clk: bcm2835: add missing osc and per clocks
|
9 years ago |
|
Martin Sperl
|
728436956a
clk: bcm2835: add missing PLL clock dividers
|
9 years ago |
|
Martin Sperl
|
33b689600f
clk: bcm2835: enable management of PCM clock
|
9 years ago |
|
Martin Sperl
|
3b15afefbe
clk: bcm2835: reorganize bcm2835_clock_array assignment
|
9 years ago |
|
Martin Sperl
|
56eb3a2ed9
clk: bcm2835: remove use of BCM2835_CLOCK_COUNT in driver
|
9 years ago |
|
Martin Sperl
|
96bf9c69d5
clk: bcm2835: expose raw clock-registers via debugfs
|
9 years ago |
