 Dave Airlie
|
8229c885fe
drm: Merge tag 'v3.3-rc7' into drm-core-next
|
%!s(int64=13) %!d(string=hai) anos |
 Chris Wilson
|
5d031e5b63
drm/i915: Remove use of the autoreported ringbuffer HEAD position
|
%!s(int64=13) %!d(string=hai) anos |
|
Chris Wilson
|
a71d8d9452
drm/i915: Record the tail at each request and use it to estimate the head
|
%!s(int64=13) %!d(string=hai) anos |
 Daniel Vetter
|
99ffa1629d
drm/i915: enable forcewake voodoo also for gen6
|
%!s(int64=13) %!d(string=hai) anos |
|
Daniel Vetter
|
53d227f282
drm/i915: fixup seqno allocation logic for lazy_request
|
%!s(int64=13) %!d(string=hai) anos |
|
Daniel Vetter
|
9edd576d89
Merge remote-tracking branch 'airlied/drm-fixes' into drm-intel-next-queued
|
%!s(int64=13) %!d(string=hai) anos |
|
Daniel Vetter
|
6a233c7887
drm/i915/ringbuffer: kill snb blt workaround
|
%!s(int64=13) %!d(string=hai) anos |
|
Daniel Vetter
|
96154f2fab
drm/i915: switch ring->id to be a real id
|
%!s(int64=13) %!d(string=hai) anos |
 Eric Anholt
|
8d79c3490a
drm/i915: Remove the MI_FLUSH_ENABLE setting.
|
%!s(int64=13) %!d(string=hai) anos |
 Keith Packard
|
8f0fc977f5
Revert "drm/i915: Work around gen7 BLT ring synchronization issues."
|
%!s(int64=13) %!d(string=hai) anos |
|
Daniel Vetter
|
4cd53c0c8b
drm/i915: paper over missed irq issues with force wake voodoo
|
%!s(int64=12) %!d(string=hai) anos |
|
Daniel Vetter
|
e6bfaf8542
drm/i915: don't bail out of intel_wait_ring_buffer too early
|
%!s(int64=13) %!d(string=hai) anos |
|
Eric Anholt
|
42ff6572e5
drm/i915: Work around gen7 BLT ring synchronization issues.
|
%!s(int64=13) %!d(string=hai) anos |
 Ben Widawsky
|
84f9f938be
drm/i915: Force sync command ordering (Gen6+)
|
%!s(int64=13) %!d(string=hai) anos |
 Jesse Barnes
|
8d31528703
drm/i915: Use PIPE_CONTROL for flushing on gen6+.
|
%!s(int64=14) %!d(string=hai) anos |
 Kenneth Graunke
|
9d971b3753
drm/i915: Rename PIPE_CONTROL bit defines to be less terse.
|
%!s(int64=14) %!d(string=hai) anos |
|
Kenneth Graunke
|
fcbc34e4dc
drm/i915: Remove implied length of 2 from GFX_OP_PIPE_CONTROL #define.
|
%!s(int64=14) %!d(string=hai) anos |
|
Ben Widawsky
|
c8c99b0f0d
drm/i915: Dumb down the semaphore logic
|
%!s(int64=14) %!d(string=hai) anos |
 Akshay Joshi
|
0206e353a0
Drivers: i915: Fix all space related issues.
|
%!s(int64=14) %!d(string=hai) anos |
|
Jesse Barnes
|
b095cd0a0c
drm/i915: set GFX_MODE to pre-Ivybridge default value even on Ivybridge
|
%!s(int64=14) %!d(string=hai) anos |
|
Keith Packard
|
df7976797f
Merge branch 'drm-intel-fixes' into drm-intel-next
|
%!s(int64=14) %!d(string=hai) anos |
|
Keith Packard
|
f3234706a7
drm/i915: Initialize RCS ring status page address in intel_render_ring_init_dri
|
%!s(int64=14) %!d(string=hai) anos |
|
Chris Wilson
|
e4ffd173a1
drm/i915: Add an interface to dynamically change the cache level
|
%!s(int64=14) %!d(string=hai) anos |
 Feng, Boqun
|
8547920fc6
drm/i915: clean up unused ring_get_irq/ring_put_irq functions
|
%!s(int64=14) %!d(string=hai) anos |
|
Feng, Boqun
|
5bfa1063a7
drm/i915: fix user irq miss in BSD ring on g4x
|
%!s(int64=14) %!d(string=hai) anos |
|
Eric Anholt
|
4593010b68
drm/i915: Update the location of the ringbuffers' HWS_PGA registers for IVB.
|
%!s(int64=14) %!d(string=hai) anos |
|
Jesse Barnes
|
65d3eb1e06
drm/i915: ring support for Ivy Bridge
|
%!s(int64=14) %!d(string=hai) anos |
|
Chris Wilson
|
93dfb40cd8
drm/i915: Rename agp_type to cache_level
|
%!s(int64=14) %!d(string=hai) anos |
|
Ben Widawsky
|
96f298aa9c
drm/1915: ringbuffer wait for idle function
|
%!s(int64=14) %!d(string=hai) anos |
|
Chris Wilson
|
b259f6730c
drm/i915: Move the irq wait queue initialisation into the ring init
|
%!s(int64=14) %!d(string=hai) anos |
