Commit History

Author SHA1 Message Date
  Thierry Reding 4f4f85fa0b clk: tegra: Implement memory-controller clock 11 years ago
  Stephen Warren a85f06badc clk: tegra: remove bogus PCIE_XCLK 12 years ago
  Hiroshi Doyu ec23ad67f6 ARM: tegra20: create a DT header defining CLK IDs 12 years ago