 Geert Uytterhoeven
|
2b935d524d
clk: renesas: rcar-gen3: Always use readl()/writel()
|
7 years ago |
 Takeshi Kihara
|
41ceeb5fef
clk: renesas: rcar-gen3: Add Z2 clock divider support
|
7 years ago |
|
Takeshi Kihara
|
3391891fa9
clk: renesas: rcar-gen3: Add Z clock divider support
|
7 years ago |
|
Geert Uytterhoeven
|
3f7a4d0841
clk: renesas: rcar-gen3: Restore R clock during resume
|
8 years ago |
|
Geert Uytterhoeven
|
9f55b17ff6
clk: renesas: rcar-gen3: Restore SDHI clocks during resume
|
8 years ago |
|
Geert Uytterhoeven
|
1f4023cdd1
clk: renesas: cpg-mssr: Add support to restore core clocks during resume
|
8 years ago |
|
Geert Uytterhoeven
|
696997e004
clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocks
|
8 years ago |
|
Geert Uytterhoeven
|
09a7dea9d5
clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3
|
8 years ago |
 Wolfram Sang
|
2d6f257743
clk: renesas: rcar-gen3-cpg: Refactor checks for accessing the div table
|
8 years ago |
|
Wolfram Sang
|
f317880c5b
clk: renesas: rcar-gen3-cpg: Drop superfluous variable
|
8 years ago |
|
Geert Uytterhoeven
|
bb1953067c
clk: renesas: rcar-gen3-cpg: Add support for RCLK on R-Car H3 ES2.0
|
8 years ago |
|
Geert Uytterhoeven
|
cecbe87d73
clk: renesas: rcar-gen3: Add workaround for PLL0/2/4 errata on H3 ES1.0
|
8 years ago |
|
Geert Uytterhoeven
|
5f3a432a44
clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()
|
8 years ago |
|
Geert Uytterhoeven
|
a05de66ea6
Merge branch 'rcar-rst' into clk-renesas-for-v4.10
|
9 years ago |
|
Geert Uytterhoeven
|
ddab5aed8e
clk: renesas: rcar-gen3-cpg: Remove obsolete rcar_gen3_read_mode_pins()
|
9 years ago |
|
Geert Uytterhoeven
|
30ad3cf00e
clk: renesas: rcar-gen3-cpg: Always use readl()/writel()
|
9 years ago |
|
Geert Uytterhoeven
|
5b1defde70
clk: renesas: cpg-mssr: Extract common R-Car Gen3 support code
|
9 years ago |
