 Linus Torvalds
|
0429fbc0bd
Merge branch 'for-3.18-consistent-ops' of git://git.kernel.org/pub/scm/linux/kernel/git/tj/percpu
|
11 years ago |
 Andi Kleen
|
fdda3c4aac
perf/x86/intel: Use Broadwell cache event list for Haswell
|
11 years ago |
|
Andi Kleen
|
c46e665f03
perf/x86: Add INST_RETIRED.ALL workarounds
|
11 years ago |
|
Andi Kleen
|
86a349a28b
perf/x86/intel: Add Broadwell core support
|
11 years ago |
|
Andi Kleen
|
d86c8eaf95
perf/x86/intel: Document all Haswell models
|
11 years ago |
|
Andi Kleen
|
b76146851e
perf/x86/intel: Remove incorrect model number from Haswell perf
|
11 years ago |
 Christoph Lameter
|
89cbc76768
x86: Replace __get_cpu_var uses
|
11 years ago |
|
Andi Kleen
|
36bbb2f298
perf/x86: Use extended offcore mask on Haswell
|
11 years ago |
 Peter Zijlstra
|
0f7c29ce90
perf/x86/intel: Update Intel models
|
11 years ago |
 Kan Liang
|
338b522ca4
perf/x86/intel: Protect LBR and extra_regs against KVM lying
|
11 years ago |
 Vince Weaver
|
1996388e9f
perf/x86/intel: Use proper dTLB-load-misses event on IvyBridge
|
11 years ago |
 HATAYAMA Daisuke
|
b292d7a104
perf/x86/intel: ignore CondChgd bit to avoid false NMI handling
|
11 years ago |
 Yan, Zheng
|
a4b4f11b27
perf/x86/intel: Fix Silvermont's event constraints
|
11 years ago |
|
Peter Zijlstra
|
c9b08884c9
perf/x86: Correctly use FEATURE_PDCM
|
11 years ago |
 Markus Metzger
|
a3ef2229c9
perf, nmi: Fix unknown NMI warning
|
11 years ago |
|
Andi Kleen
|
b7af41a1bc
perf/x86: Suppress duplicated abort LBR records
|
12 years ago |
 Ingo Molnar
|
fafd883f67
Merge branch 'perf/urgent' into perf/core
|
12 years ago |
|
Yan, Zheng
|
cf3b425dd8
perf/x86/intel: Add model number for Avoton Silvermont
|
12 years ago |
|
Ingo Molnar
|
7f2ee91f54
perf/x86/intel: Clean up EVENT_ATTR_STR() muck
|
12 years ago |
|
Peter Zijlstra
|
2b9e344df3
perf/x86/intel: Clean up checkpoint-interrupt bits
|
12 years ago |
|
Andi Kleen
|
4b2c4f1f1b
perf/x86/intel: Add Haswell TSX event aliases
|
12 years ago |
|
Andi Kleen
|
2dbf0116aa
perf/x86/intel: Avoid checkpointed counters causing excessive TSX aborts
|
12 years ago |
|
Peter Zijlstra
|
06c939c1f4
perf/x86/intel: Fix Silvermont offcore masks
|
12 years ago |
 Stephane Eranian
|
6113af14c8
perf/x86: Add constraint for IVB CYCLE_ACTIVITY:CYCLES_LDM_PENDING
|
12 years ago |
|
Yan, Zheng
|
1fa64180fb
perf/x86: Add Silvermont (22nm Atom) support
|
12 years ago |
|
Yan, Zheng
|
53ad044720
perf/x86: use INTEL_UEVENT_EXTRA_REG to define MSR_OFFCORE_RSP_X
|
12 years ago |
|
Andi Kleen
|
0499bd867b
perf/x86: Add Haswell ULT model number used in Macbook Air and other systems
|
12 years ago |
|
Stephane Eranian
|
2f7f73a520
perf/x86: Fix shared register mutual exclusion enforcement
|
12 years ago |
|
Andi Kleen
|
069e0c3c40
perf/x86/intel: Support full width counting
|
12 years ago |
|
Andi Kleen
|
f9134f36ae
perf/x86/intel: Add mem-loads/stores support for Haswell
|
12 years ago |
