 Daisy Sun
|
032843a5a5
drm/i915: Broaden FBC resolution limit to 4096*4096
|
11 years ago |
 Tom O'Rourke
|
7405f42c79
drm/i915/chv: Fix "drm/i915/chv: Add a bunch of pre production workarounds"
|
11 years ago |
 Ville Syrjälä
|
e0f0273eb9
drm/i915: Use named initializers for gmch wm params
|
11 years ago |
 Deepak S
|
2b6b3a0991
drm/i915/chv: Enable RPS (Turbo) for Cherryview
|
11 years ago |
|
Deepak S
|
38807746fa
drm/i915/chv: Enable Render Standby (RC6) for Cherryview
|
11 years ago |
 Dave Airlie
|
ecb889e620
Merge tag 'drm-intel-fixes-2014-06-06' of git://anongit.freedesktop.org/drm-intel into drm-next
|
11 years ago |
|
Dave Airlie
|
8d4ad9d4bb
Merge commit '9e9a928eed8796a0a1aaed7e0b676db86ba84594' into drm-next
|
11 years ago |
 Imre Deak
|
b8c000d9bf
drm/i915: fix display power sw state reporting
|
11 years ago |
|
Ville Syrjälä
|
dbb42748ac
drm/i915: Move the C3 LP write bit setup to gen3_init_clock_gating() for KMS
|
11 years ago |
|
Ville Syrjälä
|
54e472ae96
drm/i915: Enable interrupt-based AGPBUSY# enable on 85x
|
11 years ago |
|
Ville Syrjälä
|
3299254ffc
drm/i915: Flip the sense of AGPBUSY_DIS bit
|
11 years ago |
|
Ville Syrjälä
|
12fabbcb9f
drm/i915: Set AGPBUSY# bit in init_clock_gating
|
11 years ago |
 Jesse Barnes
|
4dfbd12c33
drm/i915/vlv: add pll assertion when disabling DPIO common well
|
11 years ago |
|
Jesse Barnes
|
f618e38ded
drm/i915/vlv: move DPIO common reset de-assert into __vlv_set_power_well
|
11 years ago |
|
Jesse Barnes
|
f099a3c605
drm/i915/vlv: re-order power wells so DPIO common comes after TX
|
11 years ago |
|
Jesse Barnes
|
b00f025cf8
drm/i915/vlv: move CRI refclk enable into __vlv_set_power_well
|
11 years ago |
|
Jesse Barnes
|
5702105984
drm/i915/vlv: assert and de-assert sideband reset at boot and resume v3
|
11 years ago |
 Akash Goel
|
c98f506287
drm/i915/vlv: Modifying WA 'WaDisableL3Bank2xClockGate for vlv
|
11 years ago |
 Oscar Mateo
|
a4872ba6d0
drm/i915: s/intel_ring_buffer/intel_engine_cs
|
11 years ago |
|
Imre Deak
|
e494837aee
drm/i915: fix possible RPM ref leaking during RPS disabling
|
11 years ago |
 Daniel Vetter
|
d40d91876a
Merge branch 'topic/drm-vblank-rework' into drm-intel-next-queued
|
11 years ago |
|
Daniel Vetter
|
c5ab3bc07e
drm/i915: Accurately initialize fifo underrun state on gmch platforms
|
11 years ago |
|
Daniel Vetter
|
fd68e2379b
drm/i915: rip our vblank reset hacks for runtime PM
|
11 years ago |
|
Ville Syrjälä
|
e4443e459c
drm/i915/chv: Add a bunch of pre production workarounds
|
11 years ago |
 Rafael Barbalho
|
e0d34ce7d0
drm/i915/chv: Implement WaDisableSamplerPowerBypass for CHV
|
11 years ago |
|
Ville Syrjälä
|
c631780fcc
drm/i915/chv: Implement WaDisableSDEUnitClockGating:chv
|
11 years ago |
|
Ville Syrjälä
|
0846697c67
drm/i915/chv: Implement WaDisableCSUnitClockGating:chv
|
11 years ago |
|
Ville Syrjälä
|
acea6f9573
drm/i915/chv: Implement WaDisableSemaphoreAndSyncFlipWait:chv
|
11 years ago |
|
Ville Syrjälä
|
232ce3374f
drm/i915/chv: Implement WaVSRefCountFullforceMissDisable:chv and WaDSRefCountFullforceMissDisable:chv
|
11 years ago |
|
Ville Syrjälä
|
a7068025ca
drm/i915/chv: Implement WaDisableThreadStallDopClockGating:chv
|
11 years ago |
