 Mike Turquette
|
4c8f806251
Merge branch 'clk-fixes' into clk-next
|
11 years ago |
|
Mike Turquette
|
5178438041
Merge tag 'clk-tegra-fixes-3.15' of git://nv-tegra.nvidia.com/user/pdeschrijver/linux into clk-fixes
|
11 years ago |
 Jim Lin
|
2cfe16748b
clk: tegra: Enable hardware control of PLLE
|
11 years ago |
 Tuomas Tynkkynen
|
d2c834abe2
clk: tegra: Fix wrong value written to PLLE_AUX
|
11 years ago |
 Thierry Reding
|
4ccc402ece
clk: tegra: Fix enabling of PLLE
|
11 years ago |
|
Thierry Reding
|
c61e4e75b9
clk: tegra: Introduce divider mask and shift helpers
|
11 years ago |
|
Thierry Reding
|
d0f02ce3b1
clk: tegra: Fix PLLE programming
|
11 years ago |
 Sachin Kamat
|
e47e12f973
clk: tegra: Staticize local variables in clk-pll.c
|
12 years ago |
 Wei Yongjun
|
62ce7cd62f
clk: tegra: fix __clk_lookup() return value checks
|
12 years ago |
 Thierry Reding
|
8ba4b3b9cc
clk: tegra: Do not print errors for clk_round_rate()
|
11 years ago |
 Peter De Schrijver
|
798e910bee
clk: tegra: Add support for PLLSS
|
12 years ago |
|
Peter De Schrijver
|
ebe142b2ad
clk: tegra: move fields to tegra_clk_pll_params
|
12 years ago |
|
Peter De Schrijver
|
8e9cc80aa3
clk: tegra: use pll_ref as the pll_e parent
|
11 years ago |
|
Peter De Schrijver
|
04edb099a4
clk: tegra: move some PLLC and PLLXC init to clk-pll.c
|
12 years ago |
|
Thierry Reding
|
00c674e42c
clk: tegra: Fix clock rate computation
|
12 years ago |
|
Peter De Schrijver
|
642fb0cf51
clk: tegra: PLLE spread spectrum control
|
12 years ago |
|
Peter De Schrijver
|
408a24f822
clk: tegra: Use override bits when needed
|
12 years ago |
|
Peter De Schrijver
|
35d287a9f7
clk: tegra: fix pllre initilization
|
12 years ago |
|
Peter De Schrijver
|
aa6fefde62
clk: tegra: allow PLL m,n,p init from SoC files
|
12 years ago |
|
Peter De Schrijver
|
053b525f6f
clk: tegra: pllc and pllxc should use pdiv_map
|
12 years ago |
|
Peter De Schrijver
|
c1d1939c51
clk: tegra: Add new fields and PLL types for Tegra114
|
12 years ago |
|
Peter De Schrijver
|
3e72771e21
clk: tegra: move from a lock bit idx to a lock mask
|
12 years ago |
|
Peter De Schrijver
|
0b6525acd1
clk: tegra: Add PLL post divider table
|
12 years ago |
|
Peter De Schrijver
|
7ba28813b4
clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLE
|
12 years ago |
|
Peter De Schrijver
|
dd93587be8
clk: tegra: Add TEGRA_PLL_BYPASS flag
|
12 years ago |
|
Peter De Schrijver
|
dba4072a4a
clk: tegra: Refactor PLL programming code
|
12 years ago |
 Prashant Gaikwad
|
8f8f484bf3
clk: tegra: add Tegra specific clocks
|
12 years ago |
