|
@@ -517,16 +517,7 @@ static void s5m_rtc_enable_smpl(struct s5m_rtc_info *info, bool enable)
|
|
|
static int s5m8767_rtc_init_reg(struct s5m_rtc_info *info)
|
|
|
{
|
|
|
u8 data[2];
|
|
|
- unsigned int tp_read;
|
|
|
int ret;
|
|
|
- struct rtc_time tm;
|
|
|
-
|
|
|
- ret = regmap_read(info->regmap, S5M_RTC_UDR_CON, &tp_read);
|
|
|
- if (ret < 0) {
|
|
|
- dev_err(info->dev, "%s: fail to read control reg(%d)\n",
|
|
|
- __func__, ret);
|
|
|
- return ret;
|
|
|
- }
|
|
|
|
|
|
/* Set RTC control register : Binary mode, 24hour mode */
|
|
|
data[0] = (1 << BCD_EN_SHIFT) | (1 << MODEL24_SHIFT);
|
|
@@ -540,27 +531,6 @@ static int s5m8767_rtc_init_reg(struct s5m_rtc_info *info)
|
|
|
return ret;
|
|
|
}
|
|
|
|
|
|
- /* In first boot time, Set rtc time to 1/1/2012 00:00:00(SUN) */
|
|
|
- if ((tp_read & RTC_TCON_MASK) == 0) {
|
|
|
- dev_dbg(info->dev, "rtc init\n");
|
|
|
- tm.tm_sec = 0;
|
|
|
- tm.tm_min = 0;
|
|
|
- tm.tm_hour = 0;
|
|
|
- tm.tm_wday = 0;
|
|
|
- tm.tm_mday = 1;
|
|
|
- tm.tm_mon = 0;
|
|
|
- tm.tm_year = 112;
|
|
|
- tm.tm_yday = 0;
|
|
|
- tm.tm_isdst = 0;
|
|
|
- ret = s5m_rtc_set_time(info->dev, &tm);
|
|
|
- }
|
|
|
-
|
|
|
- ret = regmap_update_bits(info->regmap, S5M_RTC_UDR_CON,
|
|
|
- RTC_TCON_MASK, tp_read | RTC_TCON_MASK);
|
|
|
- if (ret < 0)
|
|
|
- dev_err(info->dev, "%s: fail to update TCON reg(%d)\n",
|
|
|
- __func__, ret);
|
|
|
-
|
|
|
return ret;
|
|
|
}
|
|
|
|