|
@@ -374,11 +374,11 @@ static void s5p_mfc_handle_frame(struct s5p_mfc_ctx *ctx,
|
|
|
if (res_change == S5P_FIMV_RES_INCREASE ||
|
|
|
res_change == S5P_FIMV_RES_DECREASE) {
|
|
|
ctx->state = MFCINST_RES_CHANGE_INIT;
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
wake_up_ctx(ctx, reason, err);
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
s5p_mfc_clock_off();
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
return;
|
|
|
}
|
|
|
if (ctx->dpb_flush_flag)
|
|
@@ -446,7 +446,7 @@ leave_handle_frame:
|
|
|
if ((ctx->src_queue_cnt == 0 && ctx->state != MFCINST_FINISHING)
|
|
|
|| ctx->dst_queue_cnt < ctx->pb_count)
|
|
|
clear_work_bit(ctx);
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
wake_up_ctx(ctx, reason, err);
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
s5p_mfc_clock_off();
|
|
@@ -454,7 +454,7 @@ leave_handle_frame:
|
|
|
if (test_bit(0, &dev->enter_suspend))
|
|
|
wake_up_dev(dev, reason, err);
|
|
|
else
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
}
|
|
|
|
|
|
/* Error handling for interrupt */
|
|
@@ -490,7 +490,7 @@ static void s5p_mfc_handle_error(struct s5p_mfc_dev *dev,
|
|
|
}
|
|
|
}
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
s5p_mfc_clock_off();
|
|
|
wake_up_dev(dev, reason, err);
|
|
|
return;
|
|
@@ -514,7 +514,7 @@ static void s5p_mfc_handle_seq_done(struct s5p_mfc_ctx *ctx,
|
|
|
ctx->img_height = s5p_mfc_hw_call(dev->mfc_ops, get_img_height,
|
|
|
dev);
|
|
|
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, dec_calc_dpb_size, ctx);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, dec_calc_dpb_size, ctx);
|
|
|
|
|
|
ctx->pb_count = s5p_mfc_hw_call(dev->mfc_ops, get_dpb_count,
|
|
|
dev);
|
|
@@ -541,11 +541,11 @@ static void s5p_mfc_handle_seq_done(struct s5p_mfc_ctx *ctx,
|
|
|
ctx->head_processed = 1;
|
|
|
}
|
|
|
}
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
clear_work_bit(ctx);
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
s5p_mfc_clock_off();
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
wake_up_ctx(ctx, reason, err);
|
|
|
}
|
|
|
|
|
@@ -559,7 +559,7 @@ static void s5p_mfc_handle_init_buffers(struct s5p_mfc_ctx *ctx,
|
|
|
if (ctx == NULL)
|
|
|
return;
|
|
|
dev = ctx->dev;
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
ctx->int_type = reason;
|
|
|
ctx->int_err = err;
|
|
|
ctx->int_cond = 1;
|
|
@@ -583,7 +583,7 @@ static void s5p_mfc_handle_init_buffers(struct s5p_mfc_ctx *ctx,
|
|
|
s5p_mfc_clock_off();
|
|
|
|
|
|
wake_up(&ctx->queue);
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
} else {
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
|
|
@@ -617,7 +617,7 @@ static void s5p_mfc_handle_stream_complete(struct s5p_mfc_ctx *ctx)
|
|
|
|
|
|
s5p_mfc_clock_off();
|
|
|
wake_up(&ctx->queue);
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
}
|
|
|
|
|
|
/* Interrupt processing */
|
|
@@ -658,15 +658,15 @@ static irqreturn_t s5p_mfc_irq(int irq, void *priv)
|
|
|
|
|
|
if (ctx->state == MFCINST_FINISHING &&
|
|
|
list_empty(&ctx->ref_queue)) {
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
s5p_mfc_handle_stream_complete(ctx);
|
|
|
break;
|
|
|
}
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
wake_up_ctx(ctx, reason, err);
|
|
|
WARN_ON(test_and_clear_bit(0, &dev->hw_lock) == 0);
|
|
|
s5p_mfc_clock_off();
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
} else {
|
|
|
s5p_mfc_handle_frame(ctx, reason, err);
|
|
|
}
|
|
@@ -696,7 +696,7 @@ static irqreturn_t s5p_mfc_irq(int irq, void *priv)
|
|
|
case S5P_MFC_R2H_CMD_WAKEUP_RET:
|
|
|
if (ctx)
|
|
|
clear_work_bit(ctx);
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
wake_up_dev(dev, reason, err);
|
|
|
clear_bit(0, &dev->hw_lock);
|
|
|
clear_bit(0, &dev->enter_suspend);
|
|
@@ -707,7 +707,7 @@ static irqreturn_t s5p_mfc_irq(int irq, void *priv)
|
|
|
break;
|
|
|
|
|
|
case S5P_MFC_R2H_CMD_COMPLETE_SEQ_RET:
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
ctx->int_type = reason;
|
|
|
ctx->int_err = err;
|
|
|
s5p_mfc_handle_stream_complete(ctx);
|
|
@@ -721,13 +721,13 @@ static irqreturn_t s5p_mfc_irq(int irq, void *priv)
|
|
|
|
|
|
default:
|
|
|
mfc_debug(2, "Unknown int reason\n");
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
}
|
|
|
spin_unlock(&dev->irqlock);
|
|
|
mfc_debug_leave();
|
|
|
return IRQ_HANDLED;
|
|
|
irq_cleanup_hw:
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, clear_int_flags, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, clear_int_flags, dev);
|
|
|
ctx->int_type = reason;
|
|
|
ctx->int_err = err;
|
|
|
ctx->int_cond = 1;
|
|
@@ -736,7 +736,7 @@ irq_cleanup_hw:
|
|
|
|
|
|
s5p_mfc_clock_off();
|
|
|
|
|
|
- s5p_mfc_hw_call_void(dev->mfc_ops, try_run, dev);
|
|
|
+ s5p_mfc_hw_call(dev->mfc_ops, try_run, dev);
|
|
|
spin_unlock(&dev->irqlock);
|
|
|
mfc_debug(2, "Exit via irq_cleanup_hw\n");
|
|
|
return IRQ_HANDLED;
|