|
@@ -1852,6 +1852,12 @@ int amdgpu_ttm_init(struct amdgpu_device *adev)
|
|
return r;
|
|
return r;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
+ r = amdgpu_bo_create_kernel(adev, adev->gds.mem.gfx_partition_size,
|
|
|
|
+ PAGE_SIZE, AMDGPU_GEM_DOMAIN_GDS,
|
|
|
|
+ &adev->gds.gds_gfx_bo, NULL, NULL);
|
|
|
|
+ if (r)
|
|
|
|
+ return r;
|
|
|
|
+
|
|
r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_GWS,
|
|
r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_GWS,
|
|
adev->gds.gws.total_size);
|
|
adev->gds.gws.total_size);
|
|
if (r) {
|
|
if (r) {
|
|
@@ -1859,6 +1865,12 @@ int amdgpu_ttm_init(struct amdgpu_device *adev)
|
|
return r;
|
|
return r;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
+ r = amdgpu_bo_create_kernel(adev, adev->gds.gws.gfx_partition_size,
|
|
|
|
+ PAGE_SIZE, AMDGPU_GEM_DOMAIN_GWS,
|
|
|
|
+ &adev->gds.gws_gfx_bo, NULL, NULL);
|
|
|
|
+ if (r)
|
|
|
|
+ return r;
|
|
|
|
+
|
|
r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_OA,
|
|
r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_OA,
|
|
adev->gds.oa.total_size);
|
|
adev->gds.oa.total_size);
|
|
if (r) {
|
|
if (r) {
|
|
@@ -1866,6 +1878,12 @@ int amdgpu_ttm_init(struct amdgpu_device *adev)
|
|
return r;
|
|
return r;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
+ r = amdgpu_bo_create_kernel(adev, adev->gds.oa.gfx_partition_size,
|
|
|
|
+ PAGE_SIZE, AMDGPU_GEM_DOMAIN_OA,
|
|
|
|
+ &adev->gds.oa_gfx_bo, NULL, NULL);
|
|
|
|
+ if (r)
|
|
|
|
+ return r;
|
|
|
|
+
|
|
/* Register debugfs entries for amdgpu_ttm */
|
|
/* Register debugfs entries for amdgpu_ttm */
|
|
r = amdgpu_ttm_debugfs_init(adev);
|
|
r = amdgpu_ttm_debugfs_init(adev);
|
|
if (r) {
|
|
if (r) {
|