|
@@ -3111,6 +3111,7 @@ static const struct mv88e6xxx_ops mv88e6085_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
@@ -3179,6 +3180,7 @@ static const struct mv88e6xxx_ops mv88e6123_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3205,6 +3207,7 @@ static const struct mv88e6xxx_ops mv88e6131_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
@@ -3232,6 +3235,7 @@ static const struct mv88e6xxx_ops mv88e6161_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3250,6 +3254,7 @@ static const struct mv88e6xxx_ops mv88e6165_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3276,6 +3281,7 @@ static const struct mv88e6xxx_ops mv88e6171_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3304,6 +3310,7 @@ static const struct mv88e6xxx_ops mv88e6172_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3330,6 +3337,7 @@ static const struct mv88e6xxx_ops mv88e6175_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3358,6 +3366,7 @@ static const struct mv88e6xxx_ops mv88e6176_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3380,6 +3389,7 @@ static const struct mv88e6xxx_ops mv88e6185_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
@@ -3491,6 +3501,7 @@ static const struct mv88e6xxx_ops mv88e6240_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3598,6 +3609,7 @@ static const struct mv88e6xxx_ops mv88e6350_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3624,6 +3636,7 @@ static const struct mv88e6xxx_ops mv88e6351_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|
|
@@ -3652,6 +3665,7 @@ static const struct mv88e6xxx_ops mv88e6352_ops = {
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.g1_set_egress_port = mv88e6095_g1_set_egress_port,
|
|
|
|
+ .watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,
|
|
.reset = mv88e6352_g1_reset,
|
|
.reset = mv88e6352_g1_reset,
|
|
};
|
|
};
|