|
@@ -324,8 +324,10 @@ static struct dma_async_tx_descriptor *jz4780_dma_prep_slave_sg(
|
|
sg_dma_address(&sgl[i]),
|
|
sg_dma_address(&sgl[i]),
|
|
sg_dma_len(&sgl[i]),
|
|
sg_dma_len(&sgl[i]),
|
|
direction);
|
|
direction);
|
|
- if (err < 0)
|
|
|
|
|
|
+ if (err < 0) {
|
|
|
|
+ jz4780_dma_desc_free(&jzchan->desc->vdesc);
|
|
return NULL;
|
|
return NULL;
|
|
|
|
+ }
|
|
|
|
|
|
desc->desc[i].dcm |= JZ_DMA_DCM_TIE;
|
|
desc->desc[i].dcm |= JZ_DMA_DCM_TIE;
|
|
|
|
|
|
@@ -368,8 +370,10 @@ static struct dma_async_tx_descriptor *jz4780_dma_prep_dma_cyclic(
|
|
for (i = 0; i < periods; i++) {
|
|
for (i = 0; i < periods; i++) {
|
|
err = jz4780_dma_setup_hwdesc(jzchan, &desc->desc[i], buf_addr,
|
|
err = jz4780_dma_setup_hwdesc(jzchan, &desc->desc[i], buf_addr,
|
|
period_len, direction);
|
|
period_len, direction);
|
|
- if (err < 0)
|
|
|
|
|
|
+ if (err < 0) {
|
|
|
|
+ jz4780_dma_desc_free(&jzchan->desc->vdesc);
|
|
return NULL;
|
|
return NULL;
|
|
|
|
+ }
|
|
|
|
|
|
buf_addr += period_len;
|
|
buf_addr += period_len;
|
|
|
|
|