|
@@ -257,10 +257,46 @@ static int exynos_wait_for_powerdown(unsigned int cpu, unsigned int cluster)
|
|
|
return -ETIMEDOUT; /* timeout */
|
|
|
}
|
|
|
|
|
|
+static void exynos_powered_up(void)
|
|
|
+{
|
|
|
+ unsigned int mpidr, cpu, cluster;
|
|
|
+
|
|
|
+ mpidr = read_cpuid_mpidr();
|
|
|
+ cpu = MPIDR_AFFINITY_LEVEL(mpidr, 0);
|
|
|
+ cluster = MPIDR_AFFINITY_LEVEL(mpidr, 1);
|
|
|
+
|
|
|
+ arch_spin_lock(&exynos_mcpm_lock);
|
|
|
+ if (cpu_use_count[cpu][cluster] == 0)
|
|
|
+ cpu_use_count[cpu][cluster] = 1;
|
|
|
+ arch_spin_unlock(&exynos_mcpm_lock);
|
|
|
+}
|
|
|
+
|
|
|
+static void exynos_suspend(u64 residency)
|
|
|
+{
|
|
|
+ unsigned int mpidr, cpunr;
|
|
|
+
|
|
|
+ exynos_power_down();
|
|
|
+
|
|
|
+ /*
|
|
|
+ * Execution reaches here only if cpu did not power down.
|
|
|
+ * Hence roll back the changes done in exynos_power_down function.
|
|
|
+ *
|
|
|
+ * CAUTION: "This function requires the stack data to be visible through
|
|
|
+ * power down and can only be executed on processors like A15 and A7
|
|
|
+ * that hit the cache with the C bit clear in the SCTLR register."
|
|
|
+ */
|
|
|
+ mpidr = read_cpuid_mpidr();
|
|
|
+ cpunr = exynos_pmu_cpunr(mpidr);
|
|
|
+
|
|
|
+ exynos_cpu_power_up(cpunr);
|
|
|
+}
|
|
|
+
|
|
|
static const struct mcpm_platform_ops exynos_power_ops = {
|
|
|
.power_up = exynos_power_up,
|
|
|
.power_down = exynos_power_down,
|
|
|
.wait_for_powerdown = exynos_wait_for_powerdown,
|
|
|
+ .suspend = exynos_suspend,
|
|
|
+ .powered_up = exynos_powered_up,
|
|
|
};
|
|
|
|
|
|
static void __init exynos_mcpm_usage_count_init(void)
|