|
@@ -36,8 +36,8 @@
|
|
#define HW_PART1_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 12)
|
|
#define HW_PART1_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 12)
|
|
#define HW_PART2_SIZE_ADDR (HW_PARTITION_REGISTERS_ADDR + 16)
|
|
#define HW_PART2_SIZE_ADDR (HW_PARTITION_REGISTERS_ADDR + 16)
|
|
#define HW_PART2_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 20)
|
|
#define HW_PART2_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 20)
|
|
-#define HW_PART3_SIZE_ADDR (HW_PARTITION_REGISTERS_ADDR + 24)
|
|
|
|
-#define HW_PART3_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 28)
|
|
|
|
|
|
+#define HW_PART3_START_ADDR (HW_PARTITION_REGISTERS_ADDR + 24)
|
|
|
|
+
|
|
#define HW_ACCESS_REGISTER_SIZE 4
|
|
#define HW_ACCESS_REGISTER_SIZE 4
|
|
|
|
|
|
#define HW_ACCESS_PRAM_MAX_RANGE 0x3c000
|
|
#define HW_ACCESS_PRAM_MAX_RANGE 0x3c000
|