|
@@ -179,7 +179,8 @@ static const struct regulator_desc regulators[] = {
|
|
|
TPS65217_REGULATOR("DCDC1", TPS65217_DCDC_1, "dcdc1",
|
|
|
tps65217_pmic_ops, 64, TPS65217_REG_DEFDCDC1,
|
|
|
TPS65217_DEFDCDCX_DCDC_MASK, TPS65217_ENABLE_DC1_EN,
|
|
|
- NULL, tps65217_uv1_ranges, 2, TPS65217_REG_SEQ1,
|
|
|
+ NULL, tps65217_uv1_ranges,
|
|
|
+ ARRAY_SIZE(tps65217_uv1_ranges), TPS65217_REG_SEQ1,
|
|
|
TPS65217_SEQ1_DC1_SEQ_MASK),
|
|
|
TPS65217_REGULATOR("DCDC2", TPS65217_DCDC_2, "dcdc2",
|
|
|
tps65217_pmic_ops, 64, TPS65217_REG_DEFDCDC2,
|
|
@@ -190,7 +191,8 @@ static const struct regulator_desc regulators[] = {
|
|
|
TPS65217_REGULATOR("DCDC3", TPS65217_DCDC_3, "dcdc3",
|
|
|
tps65217_pmic_ops, 64, TPS65217_REG_DEFDCDC3,
|
|
|
TPS65217_DEFDCDCX_DCDC_MASK, TPS65217_ENABLE_DC3_EN,
|
|
|
- NULL, tps65217_uv1_ranges, 1, TPS65217_REG_SEQ2,
|
|
|
+ NULL, tps65217_uv1_ranges,
|
|
|
+ ARRAY_SIZE(tps65217_uv1_ranges), TPS65217_REG_SEQ2,
|
|
|
TPS65217_SEQ2_DC3_SEQ_MASK),
|
|
|
TPS65217_REGULATOR("LDO1", TPS65217_LDO_1, "ldo1",
|
|
|
tps65217_pmic_ldo1_ops, 16, TPS65217_REG_DEFLDO1,
|