|
@@ -469,12 +469,6 @@ static int sunxi_pinctrl_gpio_get(struct gpio_chip *chip, unsigned offset)
|
|
|
return val;
|
|
|
}
|
|
|
|
|
|
-static int sunxi_pinctrl_gpio_direction_output(struct gpio_chip *chip,
|
|
|
- unsigned offset, int value)
|
|
|
-{
|
|
|
- return pinctrl_gpio_direction_output(chip->base + offset);
|
|
|
-}
|
|
|
-
|
|
|
static void sunxi_pinctrl_gpio_set(struct gpio_chip *chip,
|
|
|
unsigned offset, int value)
|
|
|
{
|
|
@@ -498,6 +492,13 @@ static void sunxi_pinctrl_gpio_set(struct gpio_chip *chip,
|
|
|
spin_unlock_irqrestore(&pctl->lock, flags);
|
|
|
}
|
|
|
|
|
|
+static int sunxi_pinctrl_gpio_direction_output(struct gpio_chip *chip,
|
|
|
+ unsigned offset, int value)
|
|
|
+{
|
|
|
+ sunxi_pinctrl_gpio_set(chip, offset, value);
|
|
|
+ return pinctrl_gpio_direction_output(chip->base + offset);
|
|
|
+}
|
|
|
+
|
|
|
static int sunxi_pinctrl_gpio_of_xlate(struct gpio_chip *gc,
|
|
|
const struct of_phandle_args *gpiospec,
|
|
|
u32 *flags)
|