|
@@ -291,6 +291,9 @@ static void pxav3_set_uhs_signaling(struct sdhci_host *host, unsigned int uhs)
|
|
uhs == MMC_TIMING_UHS_DDR50) {
|
|
uhs == MMC_TIMING_UHS_DDR50) {
|
|
reg_val &= ~SDIO3_CONF_CLK_INV;
|
|
reg_val &= ~SDIO3_CONF_CLK_INV;
|
|
reg_val |= SDIO3_CONF_SD_FB_CLK;
|
|
reg_val |= SDIO3_CONF_SD_FB_CLK;
|
|
|
|
+ } else if (uhs == MMC_TIMING_MMC_HS) {
|
|
|
|
+ reg_val &= ~SDIO3_CONF_CLK_INV;
|
|
|
|
+ reg_val &= ~SDIO3_CONF_SD_FB_CLK;
|
|
} else {
|
|
} else {
|
|
reg_val |= SDIO3_CONF_CLK_INV;
|
|
reg_val |= SDIO3_CONF_CLK_INV;
|
|
reg_val &= ~SDIO3_CONF_SD_FB_CLK;
|
|
reg_val &= ~SDIO3_CONF_SD_FB_CLK;
|