|
@@ -105,6 +105,26 @@ static int hi8435_writew(struct hi8435_priv *priv, u8 reg, u16 val)
|
|
|
return spi_write(priv->spi, priv->reg_buffer, 3);
|
|
|
}
|
|
|
|
|
|
+static int hi8435_read_raw(struct iio_dev *idev,
|
|
|
+ const struct iio_chan_spec *chan,
|
|
|
+ int *val, int *val2, long mask)
|
|
|
+{
|
|
|
+ struct hi8435_priv *priv = iio_priv(idev);
|
|
|
+ u32 tmp;
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ switch (mask) {
|
|
|
+ case IIO_CHAN_INFO_RAW:
|
|
|
+ ret = hi8435_readl(priv, HI8435_SO31_0_REG, &tmp);
|
|
|
+ if (ret < 0)
|
|
|
+ return ret;
|
|
|
+ *val = !!(tmp & BIT(chan->channel));
|
|
|
+ return IIO_VAL_INT;
|
|
|
+ default:
|
|
|
+ return -EINVAL;
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
static int hi8435_read_event_config(struct iio_dev *idev,
|
|
|
const struct iio_chan_spec *chan,
|
|
|
enum iio_event_type type,
|
|
@@ -333,6 +353,7 @@ static const struct iio_chan_spec_ext_info hi8435_ext_info[] = {
|
|
|
.type = IIO_VOLTAGE, \
|
|
|
.indexed = 1, \
|
|
|
.channel = num, \
|
|
|
+ .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
|
|
|
.event_spec = hi8435_events, \
|
|
|
.num_event_specs = ARRAY_SIZE(hi8435_events), \
|
|
|
.ext_info = hi8435_ext_info, \
|
|
@@ -376,6 +397,7 @@ static const struct iio_chan_spec hi8435_channels[] = {
|
|
|
|
|
|
static const struct iio_info hi8435_info = {
|
|
|
.driver_module = THIS_MODULE,
|
|
|
+ .read_raw = hi8435_read_raw,
|
|
|
.read_event_config = &hi8435_read_event_config,
|
|
|
.write_event_config = hi8435_write_event_config,
|
|
|
.read_event_value = &hi8435_read_event_value,
|