|
@@ -660,6 +660,35 @@ static struct cpuidle_state skl_cstates[] = {
|
|
|
.enter = NULL }
|
|
|
};
|
|
|
|
|
|
+static struct cpuidle_state skx_cstates[] = {
|
|
|
+ {
|
|
|
+ .name = "C1-SKX",
|
|
|
+ .desc = "MWAIT 0x00",
|
|
|
+ .flags = MWAIT2flg(0x00),
|
|
|
+ .exit_latency = 2,
|
|
|
+ .target_residency = 2,
|
|
|
+ .enter = &intel_idle,
|
|
|
+ .enter_freeze = intel_idle_freeze, },
|
|
|
+ {
|
|
|
+ .name = "C1E-SKX",
|
|
|
+ .desc = "MWAIT 0x01",
|
|
|
+ .flags = MWAIT2flg(0x01),
|
|
|
+ .exit_latency = 10,
|
|
|
+ .target_residency = 20,
|
|
|
+ .enter = &intel_idle,
|
|
|
+ .enter_freeze = intel_idle_freeze, },
|
|
|
+ {
|
|
|
+ .name = "C6-SKX",
|
|
|
+ .desc = "MWAIT 0x20",
|
|
|
+ .flags = MWAIT2flg(0x20) | CPUIDLE_FLAG_TLB_FLUSHED,
|
|
|
+ .exit_latency = 133,
|
|
|
+ .target_residency = 600,
|
|
|
+ .enter = &intel_idle,
|
|
|
+ .enter_freeze = intel_idle_freeze, },
|
|
|
+ {
|
|
|
+ .enter = NULL }
|
|
|
+};
|
|
|
+
|
|
|
static struct cpuidle_state atom_cstates[] = {
|
|
|
{
|
|
|
.name = "C1E-ATM",
|
|
@@ -907,6 +936,10 @@ static const struct idle_cpu idle_cpu_skl = {
|
|
|
.disable_promotion_to_c1e = true,
|
|
|
};
|
|
|
|
|
|
+static const struct idle_cpu idle_cpu_skx = {
|
|
|
+ .state_table = skx_cstates,
|
|
|
+ .disable_promotion_to_c1e = true,
|
|
|
+};
|
|
|
|
|
|
static const struct idle_cpu idle_cpu_avn = {
|
|
|
.state_table = avn_cstates,
|
|
@@ -948,6 +981,7 @@ static const struct x86_cpu_id intel_idle_ids[] __initconst = {
|
|
|
ICPU(0x56, idle_cpu_bdw),
|
|
|
ICPU(0x4e, idle_cpu_skl),
|
|
|
ICPU(0x5e, idle_cpu_skl),
|
|
|
+ ICPU(0x55, idle_cpu_skx),
|
|
|
ICPU(0x57, idle_cpu_knl),
|
|
|
{}
|
|
|
};
|