|
@@ -92,7 +92,7 @@ static inline u32 brcm_sata_readreg(void __iomem *addr)
|
|
* Other architectures (e.g., ARM) either do not support big endian, or
|
|
* Other architectures (e.g., ARM) either do not support big endian, or
|
|
* else leave I/O in little endian mode.
|
|
* else leave I/O in little endian mode.
|
|
*/
|
|
*/
|
|
- if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(__BIG_ENDIAN))
|
|
|
|
|
|
+ if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))
|
|
return __raw_readl(addr);
|
|
return __raw_readl(addr);
|
|
else
|
|
else
|
|
return readl_relaxed(addr);
|
|
return readl_relaxed(addr);
|
|
@@ -101,7 +101,7 @@ static inline u32 brcm_sata_readreg(void __iomem *addr)
|
|
static inline void brcm_sata_writereg(u32 val, void __iomem *addr)
|
|
static inline void brcm_sata_writereg(u32 val, void __iomem *addr)
|
|
{
|
|
{
|
|
/* See brcm_sata_readreg() comments */
|
|
/* See brcm_sata_readreg() comments */
|
|
- if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(__BIG_ENDIAN))
|
|
|
|
|
|
+ if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))
|
|
__raw_writel(val, addr);
|
|
__raw_writel(val, addr);
|
|
else
|
|
else
|
|
writel_relaxed(val, addr);
|
|
writel_relaxed(val, addr);
|